ISP1562BE_技术文档

ISP1562

Hi-Speed Universal Serial Bus PCI Host Controller

Rev. 01 — 14 July 2005

Product data sheet

1. General description

The ISP1562 is a Peripheral Component Interconnect (PCI)-based, single-chip Universal

Serial Bus (USB) Host Controller. It integrates two Original USB Open Host Controller

Interface (OHCI) cores, one Hi-Speed USB Enhanced Host Controller Interface (EHCI)

core, and two transceivers that are compliant with Hi-Speed USB and Original USB. The

functional parts of the ISP1562 are fully compliant with Universal Serial Bus Speciﬁcation

Rev. 2.0, Open Host Controller Interface Speciﬁcation for USB Rev. 1.0a, Enhanced Host

Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0, PCI Local Bus

Speciﬁcation Rev. 2.2, and PCI Bus Power Management Interface Speciﬁcation Rev. 1.1.

The integrated high performance USB transceivers allow the ISP1562 to handle all

Hi-Speed USB transfer speed modes: high-speed (480 Mbit/s), full-speed (12 Mbit/s) and

low-speed (1.5 Mbit/s). The ISP1562 provides two downstream ports, allowing

simultaneous connection of USB devices at different speeds.

The ISP1562 is fully compatible with various operating system drivers, such as Microsoft

Windows standard OHCI and EHCI drivers that are present in Windows XP,

Windows 2000 and Red Hat Linux.

The ISP1562 directly interfaces to any 32-bit, 33 MHz PCI bus. Its PCI pins can source

3.3 V. The PCI interface fully complies with PCI Local Bus Speciﬁcation Rev. 2.2.

The ISP1562 is ideally suited for use in Hi-Speed USB mobile applications and embedded

solutions. The ISP1562 uses a 12 MHz crystal.

2. Features

■ Complies with Universal Serial Bus Speciﬁcation Rev. 2.0

■ Supports data transfer at high-speed (480 Mbit/s), full-speed (12 Mbit/s) and

low-speed (1.5 Mbit/s)

■ Two Original USB OHCI cores comply with Open Host Controller Interface

Speciﬁcation for USB Rev. 1.0a

■ One Hi-Speed USB EHCI core complies with Enhanced Host Controller Interface

Speciﬁcation for Universal Serial Bus Rev. 1.0

■ Supports PCI 32-bit, 33 MHz interface compliant with PCI Local Bus Speciﬁcation

Rev. 2.2, with support for D3_coldstandby and wake-up modes; all I/O pins are 3.3 V

standard

■ Compliant with PCI Bus Power Management Interface Speciﬁcation Rev. 1.1 for all

hosts (EHCI and OHCI), and supports all power states: D0, D1, D2, D3_hotand D3_cold

ISP1562

Philips Semiconductors

USB PCI Host Controller

■ CLKRUN support for mobile applications, such as internal notebook design

■ Conﬁgurable subsystem ID and subsystem Vendor ID through external EEPROM

■ Digital and analog power separation for better Electro-Magnetic Interference (EMI) and

Electro-Static Discharge (ESD) protection

■ Supports hot Plug and Play and remote wake-up of peripherals

■ Supports individual power switching and individual overcurrent protection for

downstream ports

■ Supports partial dynamic port-routing capability for downstream ports that allows

sharing of the same physical downstream ports between the Original USB Host

Controller and the Hi-Speed USB Host Controller

■ Uses 12 MHz crystal oscillator to reduce system cost and EMI emissions

■ Supports dual power supply: PCI V_aux(3V3)and V_CC

■ Operates at +3.3 V power supply input

■ Low power consumption

■ Full industrial operating temperature range from −40 °C to +85 °C

■ Full-scan design with high fault coverage (93 % to 95 %) ensures high quality

■ Available in LQFP100 package.

3. Applications

■ Digital consumer appliances

■ Notebook

■ PCI add-on card

■ PC motherboard

■ Set-Top Box (STB)

■ Web appliances.

4. Ordering information

Table 1:

Ordering information

Type number

Package

Name

Description

Version

ISP1562BE

LQFP100

plastic low proﬁle quad ﬂat package; 100 leads; body 14 x 14 x 1.4 mm SOT407-1

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

2 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

6. Pinning information

6.1 Pinning

1

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

GNDA

XTAL2

XTAL1

AUX1V8

GNDA

2

AUX1V8

3

V

I(VAUX3V3)

INTA#

4

5

RST#

GNDD

PCICLK

GNT#

V

CC(I/O)

6

AD[0]

AD[1]

7

8

AD[2]

9

REQ#

AD[3]

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

AD[31]

AD[4]

V

AD[5]

CC(I/O)

AD[30]

AD[29]

AD[28]

AD[27]

GNDD

AD[6]

ISP1562BE

AD[7]

GNDA

C/BE#[0]

AD[8]

V

I(VREG3V3)

GNDA

REG1V8

GNDD

REG1V8

AD[9]

AD[26]

AD[25]

AD[24]

C/BE#[3]

IDSEL

AD[10]

V

CC(I/O)

AD[11]

AD[12]

52 AD[13]

51

V

AD[14]

CC(I/O)

004aaa508

Fig 2. Pin conﬁguration.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

4 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

6.2 Pin description

Table 2:

Symbol^[1]Pin

Pin description

Type Description

GNDA

1

2

-

analog ground

AUX1V8

1.8 V auxiliary output voltage; only for voltage conditioning; cannot be

used to supply power to external components; connected to 100 nF

and 20 µF capacitors

V_I(VAUX3V3)

INTA#

3

4

-

3.3 V auxiliary input voltage; add a 100 nF decoupling capacitor

PCI interrupt

I/O

PCI pad; 3.3 V signaling; open-drain

RST#

5

I

PCI reset; used to bring PCI-speciﬁc registers, sequencers and

signals to a consistent state

3.3 V input pad; push-pull; CMOS

digital ground

GNDD

6

7

-

I

PCICLK

PCI system clock (33 MHz)

PCI pad; 3.3 V signaling

GNT#

REQ#

8

9

I/O

PCI grant; indicates to the agent that access to the bus is granted

PCI pad; 3.3 V signaling

PCI request; indicates to the arbitrator that the agent wants to use the

bus

PCI pad; 3.3 V signaling

AD[31]

10

I/O

bit 31 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

V_CC(I/O)

AD[30]

11

12

-

3.3 V supply voltage; used to power pads; add a 100 nF decoupling

capacitor

I/O

bit 30 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[29]

AD[28]

AD[27]

13

14

15

I/O

bit 29 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 28 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 27 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

V_I(VREG3V3)16

-

3.3 V regulator input voltage; add a 100 nF decoupling capacitor

analog ground

GNDA

17

18

REG1V8

1.8 V regulator output voltage; only for voltage conditioning; cannot

be used to supply power to external components; connected to

100 nF and 20 µF capacitors

GNDD

AD[26]

19

20

-

digital ground

I/O

bit 26 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[25]

AD[24]

21

22

I/O

bit 25 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 24 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

5 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 2:

C/BE#[3]

IDSEL

Pin description…continued

Type Description

Symbol^[1]Pin

23

I/O

byte 3 of multiplexed PCI bus command and byte enable

PCI pad; 3.3 V signaling

24

I

PCI initialization device select; used as a chip select during

conﬁguration read and write transactions

PCI pad; 3.3 V signaling

V_CC(I/O)

AD[23]

25

26

-

3.3 V supply voltage; used to power pads; add a 100 nF decoupling

capacitor

I/O

bit 23 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[22]

AD[21]

AD[20]

AD[19]

AD[18]

27

28

29

30

31

I/O

bit 22 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 21 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 20 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 19 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 18 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

GNDD

AD[17]

32

33

-

digital ground

I/O

bit 17 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[16]

34

35

36

I/O

bit 16 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

C/BE#[2]

FRAME#

byte 2 of multiplexed PCI bus command and byte enable

PCI pad; 3.3 V signaling

PCI cycle frame; driven by the master to indicate the beginning and

duration of an access

PCI pad; 3.3 V signaling

IRDY#

37

38

39

I/O

PCI initiator ready; indicates the ability of the initiating agent to

complete the current data phase of a transaction

PCI pad; 3.3 V signaling

TRDY#

PCI target ready; indicates the ability of the target agent to complete

the current data phase of a transaction

PCI pad; 3.3 V signaling

DEVSEL#

PCI device select; indicates if any device is selected on the bus

PCI pad; 3.3 V signaling

V_CC(I/O)

STOP#

40

41

-

3.3 V supply voltage; used to power pads; add a 100 nF decoupling

capacitor

I/O

PCI stop; indicates that the current target is requesting the master to

stop the current transaction

PCI pad; 3.3 V signaling

CLKRUN# 42

I/O

PCI CLKRUN signal; pull-down to ground through a 10 kΩ resistor

PCI pad; 3.3 V signaling; open-drain

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

6 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 2:

Symbol^[1]Pin

Pin description…continued

Type Description

REG1V8

43

-

1.8 V regulator output voltage; only for voltage conditioning; cannot

be used to supply power to external components; add a 100 nF

decoupling capacitor

PERR#

SERR#

44

I/O

PCI parity error; used to report data parity errors during all PCI

transactions, except a Special Cycle

PCI pad; 3.3 V signaling

45

I/O

PCI system error; used to report address parity errors and data parity

errors on the Special Cycle command, or any other system error in

which the result will be catastrophic

PCI pad; 3.3 V signaling; open-drain

analog ground

GNDA

PAR

46

47

-

I/O

PCI parity

PCI pad; 3.3 V signaling

C/BE#[1]

48

I/O

byte 1 of multiplexed PCI bus command and byte enable

PCI pad; 3.3 V signaling

GNDD

AD[15]

49

50

-

digital ground

I/O

bit 15 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[14]

AD[13]

AD[12]

AD[11]

51

52

53

54

I/O

bit 14 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 13 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 12 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 11 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

V_CC(I/O)

AD[10]

55

56

-

3.3 V supply voltage; used to power pads; add a 100 nF decoupling

capacitor

I/O

bit 10 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[9]

57

58

I/O

-

bit 9 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

REG1V8

1.8 V regulator output voltage; only for voltage conditioning; cannot

be used to supply power to external components; add a 100 nF

decoupling capacitor

AD[8]

59

60

I/O

bit 8 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

C/BE#[0]

byte 0 of multiplexed PCI bus command and byte enable

PCI pad; 3.3 V signaling

GNDA

AD[7]

61

62

-

analog ground

I/O

bit 7 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[6]

63

I/O

bit 6 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

7 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 2:

Symbol^[1]Pin

Pin description…continued

Type Description

GNDD

AD[5]

64

65

-

digital ground

I/O

bit 5 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

AD[4]

AD[3]

AD[2]

AD[1]

AD[0]

V_CC(I/O)

66

67

68

69

70

71

I/O

-

bit 4 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 3 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 2 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 1 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

bit 0 of multiplexed PCI address and data

PCI pad; 3.3 V signaling

3.3 V supply voltage; used to power pads; add a 100 nF decoupling

capacitor

GNDA

72

73

-

analog ground

AUX1V8

1.8 V auxiliary output voltage; only for voltage conditioning; cannot be

used to supply power to external components; add a 100 nF

decoupling capacitor

XTAL1

XTAL2

GNDD

74

75

76

AI

AO

-

crystal oscillator input; this can also be a 12 MHz clock input

crystal oscillator output (12 MHz); leave open when clock is used

digital ground

V_{CC(I/O)_AUX}77

-

3.3 V auxiliary supply voltage; used to power pads; add a 100 nF

decoupling capacitor

OC1_N

78

79

I

overcurrent sense input for the USB downstream port 1 (digital)

3.3 V input pad; push-pull; CMOS

PWE1_N

O

power enable for the USB downstream port 1

3.3 V output pad; 3 ns slew rate control; CMOS; open-drain

analog ground

GNDA

RREF

GNDA

DM1

80

81

82

83

-

AI/O analog connection for the external resistor (12 kΩ ± 1 %)

analog ground

-

AI/O D−; analog connection for the USB downstream port 1; leave this pin

open when not in use

GNDA

DP1

84

85

-

analog ground

AI/O D+; analog connection for the USB downstream port 1; leave this pin

open when not in use

V_{DDA_AUX}

OC2_N

86

87

-

I

auxiliary analog supply voltage; add a 100 nF decoupling capacitor

overcurrent sense input for the USB downstream port 2 (digital)

3.3 V input pad; push-pull; CMOS

PWE2_N

GNDA

88

89

O

-

power enable for the USB downstream port 2

3.3 V output pad; 3 ns slew rate control; CMOS; open-drain

analog ground

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

8 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 2:

Symbol^[1]Pin

Pin description…continued

Type Description

DM2

90

AI/O D−; analog connection for the USB downstream port 2; leave this pin

open when not in use

GNDA

DP2

91

92

-

analog ground

AI/O D+; analog connection for the USB downstream port 2; leave this pin

open when not in use

V_{DDA_AUX}

GNDD

SCL

93

94

95

96

-

auxiliary analog supply voltage; add a 100 nF decoupling capacitor

digital ground

-

digital ground

I/O

I²C-bus clock; pull-up to 3.3 V through a 10 kΩ resistor^[2]

I²C-bus pad; clock signal

SDA

97

I/O

I²C-bus data; pull-up to 3.3 V through a 10 kΩ resistor^[2]

I²C-bus pad; data signal

V_{CC(I/O)_AUX}98

PME# 99

-

3.3 V auxiliary supply voltage; used to power pads; add a 100 nF

decoupling capacitor

O

PCI Power Management Event; used by a device to request a

change in the device or system power state

PCI pad; 3.3 V signaling; open-drain

V_{CC(I/O)_AUX}100

-

3.3 V auxiliary supply voltage; used to power pads; add a 100 nF

decoupling capacitor

[1] Symbol names ending with # represent active LOW signals for PCI pins, for example: NAME#. Symbol

names ending with underscore N represent active LOW signals for USB pins, for example: NAME_N.

[2] Connect to ground if I²C-bus is not used.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

9 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

7. Functional description

7.1 OHCI Host Controller

An OHCI Host Controller per port transfers data to devices at the Original USB deﬁned bit

rate of 12 Mbit/s or 1.5 Mbit/s.

7.2 EHCI Host Controller

The EHCI Host Controller transfers data to a Hi-Speed USB compliant device at the

Hi-Speed USB deﬁned bit rate of 480 Mbit/s. When the EHCI Host Controller has the

ownership of a port, the OHCI Host Controllers are not allowed to modify the port register.

All additional port bit deﬁnitions required for the Enhanced Host Controller are not visible

to the OHCI Host Controller.

7.3 Dynamic port-routing logic

The port-routing feature allows sharing of the same physical downstream ports between

the Original USB Host Controller and the Hi-Speed USB Host Controller. This requirement

of the Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0

provides ports that are multiplexed with the ports of the OHCI.

The EHCI is responsible for the port-routing switching mechanism. Two register bits are

used for ownership switching. During power-on and system reset, the default ownership of

all downstream ports is the OHCI. The Enhanced Host Controller Driver (HCD) controls

the ownership during normal functionality.

7.4 Hi-Speed USB analog transceivers

The Hi-Speed USB analog transceivers directly interface to the USB cables through

integrated termination resistors. These transceivers can transmit and receive serial data

at all data rates: high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed

(1.5 Mbit/s).

7.5 Power management

The ISP1562 provides an advanced power management capability interface that is

compliant with PCI Bus Power Management Interface Speciﬁcation Rev. 1.1. Power is

controlled and managed by the interaction between drivers and PCI registers.

For a detailed description on power management, see Section 10.

7.6 Phase-Locked Loop (PLL)

A 12 MHz-to-30 MHz and 48 MHz clock multiplier PLL is integrated on-chip. This allows

the use of a low-cost 12 MHz crystal, which also minimizes EMI. No external components

are required for the PLL to operate.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

10 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

7.7 Power-On Reset (POR)

Figure 3 shows a possible curve of V_CC(I/O)with dips at t2 to t3 and t4 to t5. At t0, POR will

start with 1. At t1, the detector passes through the trip level. Another delay will be added

before POR drops to 0 to ensure that the length of the generated detector pulse, POR, is

large enough to reset asynchronous ﬂip-ﬂops. If the dip is too short (t4 to t5 < 11 µs),

POR will not react and will stay LOW.

V

CC(I/O)

V

POR(trip)

t4

t0

t1

t3

t5

t2

POR

004aaa664

V_POR(trip)is typically 1.2 V.

Fig 3. Power-on reset.

7.8 Power supply

Figure 4 shows the ISP1562 power supply connection.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

11 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

ISP1562

V

I(VREG3V3)

16

PCI 3.3 V

100 nF

V

CC(I/O)

11, 25,

40, 55, 71

PCI 3.3 V

100 nF

I(VAUX3V3)

(1)

3

PCI V

aux(3V3)

CC(I/O)_AUX

(1)

77, 98, 100

86, 93

PCI V

100 nF

V

DDA_AUX

(1)

PCI V

aux(3V3)

AUX1V8

2

100 nF

20 µF

73

18

100 nF

REG1V8

20 µF

100 nF

REG1V8

43, 58

100 nF

1, 6, 17, 19, 32,

46, 49, 61, 64,

72, 76, 80, 82,

84, 89, 91, 94, 95

004aaa665

GND

(1) If V_aux(3V3)is not present on PCI, the pin should be connected to PCI 3.3 V.

Fig 4. Power supply connection.

8. PCI

8.1 PCI interface

The PCI interface has three functions. The ﬁrst function (#0) and the second function (#1)

are for the OHCI Host Controllers, and the third function (#2) is for the EHCI Host

Controller. All functions support both master and target accesses, and share the same

PCI interrupt signal INTA#. These functions provide memory-mapped, addressable

operational registers as required in Open Host Controller Interface Speciﬁcation for USB

Rev. 1.0a and Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus

Rev. 1.0.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

12 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Each function has its own conﬁguration space. The PCI enumerator should allocate the

memory address space for each of these functions. Power management is implemented

in each PCI function and all power states are provided. This allows the system to achieve

low power consumption by switching off the functions that are not required.

8.1.1 PCI conﬁguration space

PCI Local Bus Speciﬁcation Rev. 2.2 requires that each of the three PCI functions of the

ISP1562 provides its own PCI conﬁguration registers, which can vary in size. In addition to

the basic PCI conﬁguration header registers, these functions implement capability

registers to support power management.

The registers of each of these functions are accessed by the respective driver. Section 8.2

provides a detailed description of the various PCI conﬁguration registers.

8.1.2 PCI initiator and target

A PCI initiator initiates PCI transactions to the PCI bus. A PCI target responds to PCI

transactions as a slave. In the case of the ISP1562, the two Open Host Controllers and

the Enhanced Host Controller function as both initiators or targets of PCI transactions

issued by the host CPU.

All USB Host Controllers have their own operational registers that can be accessed by the

system driver software. Drivers use these registers to conﬁgure the Host Controller

hardware system, issue commands to it, and monitor the status of the current hardware

operation. The Host Controller plays the role of a PCI target. All operational registers of

the Host Controllers are the PCI transaction targets of the CPU.

Normal USB transfers require the Host Controller to access system memory ﬁelds, which

are allocated by USB HCDs and PCI drivers. The Host Controller hardware interacts with

the HCD by accessing these buffers. The Host Controller works as an initiator in this case

and becomes a PCI master.

8.2 PCI conﬁguration registers

The OHCI USB Host Controllers and the EHCI USB Host Controller contain two sets of

software-accessible hardware registers: PCI conﬁguration registers and memory-mapped

Host Controller registers.

A set of conﬁguration registers is implemented for each of the three PCI functions of the

ISP1562, see Table 3.

Remark: In addition to the normal PCI header, from offset index 00h to 3Fh,

implementation-speciﬁc registers are deﬁned to support power management and

function-speciﬁc features.

Table 3:

PCI conﬁguration space registers of OHCI1, OHCI2 and EHCI

Address Bits 31 to 24 Bits 23 to 16 Bits 15 to 8

Bits 7 to 0

Reset value^[1]

Func0 OHCI1 Func1 OHCI2 Func2 EHCI

PCI conﬁguration header registers

00h

04h

Device ID[15:0]

Status[15:0]

Vendor ID[15:0]

1561 1131h

1562 1131h

Command[15:0]

0210 0000h

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

13 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 3:

PCI conﬁguration space registers of OHCI1, OHCI2 and EHCI…continued

Address Bits 31 to 24 Bits 23 to 16 Bits 15 to 8

Bits 7 to 0

Reset value^[1]

Func0 OHCI1 Func1 OHCI2 Func2 EHCI

08h

0Ch

Class Code[23:0]

Revision

ID[7:0]

0C03 1011h

0080 0000h

0000 0000h

0C03 2011h

0080 0000h

0000 0000h

reserved

Header

Type[7:0]

Latency

Timer[7:0]

CacheLine 0080 0000h

Size[7:0]

10h

14h

18h

1Ch

20h

24h

28h

2Ch

30h

34h

Base Address 0[31:0]

0000 0000h

reserved

0000 0000h

Subsystem ID[15:0]

Subsystem Vendor ID[15:0] 1561 1131h

1561 1131h

0000 0000h

0000 00DCh

1562 1131h

0000 0000h

0000 00DCh

reserved

0000 0000h

Capabilities 0000 00DCh

Pointer[7:0]

38h

3Ch

reserved

0000 0000h

Max_ Lat[7:0] Min_Gnt[7:0]

Interrupt

Pin[7:0]

Interrupt

Line[7:0]

2A01 0100h

1002 0100h

40h

reserved

Retry

TRDY

0000 8000h

Timeout

Enhanced Host Controller-speciﬁc PCI registers

60h PORTWAKECAP[15:0] FLADJ[7:0]

Power management registers

SBRN[7:0]

-

0007 2020h

DCh

PMC[15:0]

Next_Item_Ptr Cap_ID[7:0]

[7:0]

D282 0001h

FE82 0001h

E0h

Data[7:0]

PMCSR_BSE

[7:0]

PMCSR[15:0]

0000 XX00h^[2]0000 XX00h^[2]0000 XX00h^[2]

[1] Reset values that are highlighted—for example, 0—indicate read and write accesses; and reset values that are not highlighted—for

example, 0—indicate read-only.

[2] See Section 8.2.3.4.

The HCD does not usually interact with the PCI conﬁguration space. The conﬁguration

space is used only by the PCI enumerator to identify the USB Host Controller and assign

appropriate system resources by reading the Vendor ID (VID) and the Device ID (DID).

8.2.1 PCI conﬁguration header registers

The Enhanced Host Controller implements the normal PCI header register values, except

the values for the memory-mapping base address register, serial bus number and Device

ID.

8.2.1.1 Vendor ID register

This read-only register identiﬁes the manufacturer of the device. PCI Special Interest

Group (PCI-SIG) assigns valid vendor identiﬁers to ensure the uniqueness of the

identiﬁer. The bit description is shown in Table 4.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

14 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 4:

VID - Vendor ID register (address 00h) bit description

Legend: * reset value

Bit Symbol

Access Value

1131h*

Description

15 to 0 VID[15:0]

R

Vendor ID: This read-only register value is assigned

to Philips Semiconductors by PCI-SIG as 1131h.

8.2.1.2 Device ID register

This is a 2 B read-only register that identiﬁes a particular device. The identiﬁer is allocated

by Philips Semiconductors. Table 5 shows the bit description of the register.

Table 5:

DID - Device ID register (address 02h) bit description

Legend: * reset value

Bit Symbol

15 to 0 DID[15:0]

Access Value

Description

R

156Xh* ^[1]Device ID: This register value is deﬁned by Philips

Semiconductors to identify the USB Host Controller

IC product.

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

8.2.1.3 Command register

This is a 2 B register that provides coarse control over the ability of a device to generate

and respond to PCI cycles. The bit allocation of the Command register is given in Table 6.

When logic 0 is written to this register, the device is logically disconnected from the PCI

bus for all accesses, except conﬁguration accesses. All devices are required to support

this base level of functionality. Individual bits in the Command register may or may not

support this base level of functionality.

Table 6:

Bit

Command register (address 04h) bit allocation

15

14

13

12

11

10

9

FBBE

0

8

SERRE

0

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

6

0

R/W

4

0

R/W

3

0

R/W

2

R/W

1

R/W

0

7

5

Symbol

Reset

Access

SCTRL

PER

0

VGAPS

MWIE

0

SC

0

BM

0

MS

0

IOS

0

R

R/W

R

R/W

R

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

15 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 7:

Bit

Command register (address 04h) bit description

Symbol

reserved

FBBE

Description

15 to 10

9

-

Fast Back-to-Back Enable: This bit controls whether a master can do

fast back-to-back transactions to various devices. The initialization

software must set this bit if all targets are fast back-to-back capable.

0 — Fast back-to-back transactions are only allowed to the same agent

(value after RST#)

1 — The master is allowed to generate fast back-to-back transactions to

different agents.

8

SERRE

SERR# Enable: This bit is an enable bit for the SERR# driver. All devices

that have an SERR# pin must implement this bit. Address parity errors

are reported only if this bit and the PER bit are logic 1.

0 — Disable the SERR# driver

1 — Enable the SERR# driver.

7

6

SCTRL

PER

Stepping Control: This bit controls whether a device does address and

data stepping. Devices that never do stepping must clear this bit. Devices

that always do stepping must set this bit. Devices that can do either, must

make this bit read and write, and initialize it to logic 1 after RST#.

Parity Error Response: This bit controls the response of a device to

parity errors. When the bit is set, the device must take its normal action

when a parity error is detected. When the bit is logic 0, the device sets

DPE (bit 15 in the Status register) when an error is detected, but does not

assert PERR# and continues normal operation. The state of this bit after

RST# is logic 0. Devices that check parity must implement this bit.

Devices are required to generate parity, even if parity checking is

disabled.

5

VGAPS

VGA Palette Snoop: This bit controls how VGA compatible and graphics

devices handle accesses to VGA palette registers.

0 — The device should treat palette write accesses like all other

accesses.

1 — Palette snooping is enabled, that is, the device does not respond to

palette register writes and snoops data.

VGA compatible devices should implement this bit.

4

3

MWIE

Memory Write and Invalidate Enable: This is an enable bit for using the

Memory Write and Invalidate command.

0 — Memory Writes must be used instead. State after RST# is logic 0.

1 — Masters may generate the command.

This bit must be implemented by master devices that can generate the

Memory Write and Invalidate command.

SC

Special Cycles: Controls the action of a device on Special Cycle

operations.

0 — Causes the device to ignore all Special Cycle operations. State after

RST# is logic 0.

1 — Allows the device to monitor Special Cycle operations.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

16 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 7:

Command register (address 04h) bit description…continued

Bit

Symbol

Description

2

BM

Bus Master: Controls the ability of a device to act as a master on the PCI

bus.

0 — Disables the device from generating PCI accesses. State after

RST# is logic 0.

1 — Allows the device to behave as a bus master.

1

0

MS

Memory Space: Controls the response of a device to Memory Space

accesses.

0 — Disables the device response. State after RST# is logic 0.

1 — Allows the device to respond to memory space accesses.

IO Space: Controls the response of a device to I/O space accesses.

0 — Disables the device response. State after RST# is logic 0.

1 — Allows the device to respond to I/O space accesses.

IOS

8.2.1.4 Status register

The Status register is a 2 B read-only register used to record status information on PCI

bus-related events. For bit allocation, see Table 8.

Table 8:

Bit

Status register (address 06h) bit allocation

15

14

13

12

RTA

0

11

STA

0

10

9

8

Symbol

Reset

Access

Bit

DPE

SSE

RMA

DEVSELT[1:0]

MDPE

0

R

2

1

R

1

0

R

0

R

7

FBBC

0

6

5

66MC

0

4

3

Symbol

Reset

Access

reserved

CL

1

reserved

0

R

Table 9:

Bit

Status register (address 06h) bit description

Symbol

Description

15

DPE

Detected Parity Error: This bit must be set by the device whenever it

detects a parity error, even if the parity error handling is disabled.

14

13

12

11

SSE

RMA

RTA

STA

Signaled System Error: This bit must be set whenever the device asserts

SERR#. Devices that never assert SERR# do not need to implement this

bit.

Received Master Abort: This bit must be set by a master device whenever

its transaction, except for Special Cycle, is terminated with Master-Abort. All

master devices must implement this bit.

Received Target Abort: This bit must be set by a master device whenever

its transaction is terminated with Target-Abort. All master devices must

implement this bit.

Signaled Target Abort: This bit must be set by a target device whenever it

terminates a transaction with Target-Abort. Devices that never signal

Target-Abort do not need to implement this bit.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

17 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 9:

Bit

Status register (address 06h) bit description…continued

Symbol Description

10 to 9 DEVSELT DEVSEL Timing: These bits encode the timing of DEVSEL#. There are

[1:0]

three allowable timing to assert DEVSEL#:

00b — Fast

01b — Medium

10b — Slow

11b — Reserved.

These bits are read-only and must indicate the slowest time that a device

asserts DEVSEL# for any bus command, except Conﬁguration Read and

Conﬁguration Write.

8

7

MDPE

Master Data Parity Error: This bit is implemented by bus masters. It is set

when the following three conditions are met:

• The bus agent asserted PERR# itself, on a read; or observed PERR#

asserted, on a write.

• The agent setting the bit acted as the bus master for the operation in

which error occurred.

• PER (bit 6 in the Command register) is set.

FBBC

Fast Back-to-Back Capable: This read-only bit indicates whether the

target is capable of accepting fast back-to-back transactions when the

transactions are not to the same agent. This bit can be set to logic 1, if the

device can accept these transactions; and must be set to logic 0 otherwise.

6

5

reserved

66MC

-

66 MHz Capable: This read-only bit indicates whether this device is

capable of running at 66 MHz.

0 — 33 MHz

1 — 66 MHz.

4

CL

Capabilities List: This read-only bit indicates whether this device

implements the pointer for a new capabilities linked list at offset 34h.

0 — No new capabilities linked list is available

1 — The value read at offset 34h is a pointer in conﬁguration space to a

linked list of new capabilities.

3 to 0

reserved

-

8.2.1.5 Revision ID register

This 1 B read-only register indicates a device-speciﬁc revision identiﬁer. The value is

chosen by the vendor. This ﬁeld is a vendor-deﬁned extension of the Device ID. The

Revision ID register bit description is given in Table 10.

Table 10: REVID - Revision ID register (address 08h) bit description

Legend: * reset value

Bit

Symbol

Access Value

11h*

Description

7 to 0 REVID[7:0]

R

Revision ID: This byte speciﬁes the design revision

number of functions.

8.2.1.6 Class Code register

Class Code is a 24-bit read-only register used to identify the generic function of the

device, and in some cases, a speciﬁc register-level programming interface. Table 11

shows the bit allocation of the register.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

18 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

The Class Code register is divided into three byte-size ﬁelds. The upper byte is a base

class code that broadly classiﬁes the type of function the device performs. The middle

byte is a sub-class code that identiﬁes more speciﬁcally the function of the device. The

lower byte identiﬁes a speciﬁc register-level programming interface, if any, so that

device-independent software can interact with the device.

Table 11: Class Code register (address 09h) bit allocation

Bit

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

BCC[7:0]

0Ch

R

15

14

13

12

11

10

9

8

Symbol

Reset

Access

Bit

SCC[7:0]

03h

R

7

6

5

4

3

2

1

0

Symbol

Reset

Access

RLPI[7:0]

X0h^[1]

R

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

Table 12: Class Code register (address 09h) bit description

Bit

Symbol

Description

23 to 16

BCC[7:0]

Base Class Code: 0Ch is the base class code assigned to this byte. It

implies a serial bus controller.

15 to 8

7 to 0

SCC[7:0]

RLPI[7:0]

Sub-Class Code: 03h is the sub-class code assigned to this byte. It

implies the USB Host Controller.

Register-Level Programming Interface: 10h is the programming

interface code assigned to OHCI, which is USB 1.1 speciﬁcation

compliant. 20h is the programming interface code assigned to EHCI,

which is USB 2.0 speciﬁcation compliant.

8.2.1.7 CacheLine Size register

The CacheLine Size register is a read and write single-byte register that speciﬁes the

system CacheLine size in units of DWords. This register must be implemented by master

devices that can generate the Memory Write and Invalidate command. The value in this

register is also used by master devices to determine whether to use Read, Read Line or

Read Multiple command to access the memory.

Slave devices that want to allow memory bursting using a CacheLine-wrap addressing

mode must implement this register to know when a burst sequence wraps to the

beginning of the CacheLine.

This ﬁeld must be initialized to logic 0 on activation of RST#. Table 13 shows the bit

description of the CacheLine Size register.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

19 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 13: CLS - CacheLine Size register (address 0Ch) bit description

Legend: * reset value

Bit Symbol Access Value Description

7 to 0 CLS[7:0]

R/W

00h*

CacheLine Size: This byte identiﬁes the system

CacheLine size.

8.2.1.8 Latency Timer register

This register speciﬁes—in units of PCI bus clocks—the value of the Latency Timer for the

PCI bus master. Table 14 shows the bit description of the Latency Timer register.

Table 14: LT - Latency Timer register (address 0Dh) bit description

Legend: * reset value

Bit

Symbol Access

LT[7:0] R/W

Value

Description

7 to 0

00h*

Latency Timer: This byte identiﬁes the latency timer.

8.2.1.9 Header Type register

The Header Type register identiﬁes the layout of the second part of the predeﬁned header,

beginning at byte 10h in conﬁguration space. It also identiﬁes whether the device contains

multiple functions. For bit allocation, see Table 15.

Table 15: Header Type register (address 0Eh) bit allocation

Bit

7

MFD

1

6

5

4

3

2

1

0

Symbol

Reset

Access

HT[6:0]

0

R

Table 16: Header Type register (address 0Eh) bit description

Bit

Symbol

Description

7

MFD

Multi-Function Device: This bit identiﬁes a multifunction device.

0 — The device has single function.

1 — The device has multiple functions.

6 to 0

HT[6:0]

Header Type: These bits identify the layout of the part of the

predeﬁned header, beginning at byte 10h in conﬁguration space.

8.2.1.10 Base Address register 0

Power-up software must build a consistent address map before booting the machine to an

operating system. This means it must determine how much memory is in the system, and

how much address space the I/O controllers in the system require. After determining this

information, power-up software can map the I/O controllers into reasonable locations and

proceed with system boot. To do this mapping in a device-independent manner, the base

registers for this mapping are placed in the predeﬁned header portion of conﬁguration

space.

Bit 0 in all Base Address registers is read-only and used to determine whether the register

maps into memory or I/O space. Base Address registers that map to memory space must

return logic 0 in bit 0. Base Address registers that map to I/O space must return logic 1 in

bit 0.

The bit description of the BAR 0 register is given in Table 17.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

20 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 17: BAR 0 - Base Address register 0 (address 10h) bit description

Legend: * reset value

Bit Symbol

Access Value Description

31 to 0 BAR 0[31:0] R/W

0000

Base Address to Memory-Mapped Host Controller

0000h* Register Space: The memory size required by OHCI

and EHCI are 4 kB and 256 B, respectively. Therefore,

BAR 0[31:12] is assigned to the two OHCI ports, and

BAR 0[31:8] is assigned to the EHCI port.

8.2.1.11 Subsystem Vendor ID register

The Subsystem Vendor ID register is used to uniquely identify the expansion board or

subsystem where the PCI device resides. This register allows expansion board vendors to

distinguish their boards, even though the boards may have the same Vendor ID and

Device ID.

Subsystem Vendor IDs are assigned by PCI-SIG to maintain uniqueness. The bit

description of the Subsystem Vendor ID register is given in Table 18.

Table 18: SVID - Subsystem Vendor ID register (address 2Ch) bit description

Legend: * reset value

Bit

Symbol

Access Value

Description

15 to 0 SVID[15:0]

R

1131h* Subsystem Vendor ID: 1131h is the subsystem

Vendor ID assigned to Philips Semiconductors.

8.2.1.12 Subsystem ID register

Subsystem ID values are vendor speciﬁc. The bit description of the Subsystem ID register

is given in Table 19.

Table 19: SID - Subsystem ID register (address 2Eh) bit description

Legend: * reset value

Bit

Symbol

Access Value

Description

15 to 0 SID[15:0]

R

156Xh*^[1]Subsystem ID: For the ISP1562, Philips

Semiconductors has deﬁned OHCI functions as

1561h, and the EHCI function as 1562h.

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

8.2.1.13 Capabilities Pointer register

This register is used to point to a linked list of new capabilities implemented by the device.

This register is only valid if CL (bit 4 in the Status register) is set. If implemented, bit 1 and

bit 0 are reserved and should be set to 00b. Software should mask these bits off before

using this register as a pointer in conﬁguration space to the ﬁrst entry of a linked list of

new capabilities. The bit description of the register is given in Table 20.

Table 20: CP - Capabilities Pointer register (address 34h) bit description

Legend: * reset value

Bit

Symbol Access Value

DCh*

Description

7 to 0 CP[7:0]

R

Capabilities Pointer: EHCI efﬁciently manages power

using this register. This Power Management register is

allocated at offset DCh. Only one Host Controller is

needed to manage power in the ISP1562.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

21 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

8.2.1.14 Interrupt Line register

This is a 1 B register used to communicate interrupt line routing information. This register

must be implemented by any device or device function that uses an interrupt pin. The

interrupt allocation is done by the BIOS. The POST software needs to write the routing

information to this register because it initializes and conﬁgures the system.

The value in this register speciﬁes which input of the system interrupt controller(s) the

interrupt pin of the device is connected. This value is used by device drivers and operating

systems to determine priority and vector information. Values in this register are system

architecture speciﬁc. The bit description of the register is given in Table 21.

Table 21: IL - Interrupt Line register (address 3Ch) bit description

Legend: * reset value

Bit

Symbol

Access

Value

Description

7 to 0 IL[7:0]

R/W

00h*

Interrupt Line: Indicates which IRQ is used to report

interrupt from the ISP1562.

8.2.1.15 Interrupt Pin register

This 1 B register is use to specify which interrupt pin the device or device function uses.

A value of 1h corresponds to INTA#, 2h corresponds to INTB#, 3h corresponds to INTC#,

and 4h corresponds to INTD#. Devices or functions that do not use interrupt pin must set

this register to logic 0. The bit description is given in Table 22.

Table 22: IP - Interrupt Pin register (address 3Dh) bit description

Legend: * reset value

Bit

Symbol

Access

Value

Description

7 to 0 IP[7:0]

R

01h*

Interrupt Pin: INTA# is the default interrupt pin used

by the ISP1562.

8.2.1.16 Min_Gnt and Max_Lat registers

The Minimum Grant (Min_Gnt) and Maximum Latency (Max_Lat) registers are used to

specify the desired settings of the device for latency timer values. For both registers, the

value speciﬁes a period of time in units of 250 ns. Logic 0 indicates that the device has no

major requirements for setting latency timers.

The Min_Gnt register bit description is given in Table 23.

Table 23: Min_Gnt - Minimum Grant register (address 3Eh) bit description

Legend: * reset value

Bit

Symbol

Access Value

Description

7 to 0 MIN_GNT

[7:0]

R

0Xh*^[1]Min_Gnt: It is used to specify how long a burst period

the device needs, assuming a clock rate of 33 MHz.

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

The Max_Lat register bit description is given in Table 24.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

22 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 24: Max_Lat - Maximum Latency register (address 3Fh) bit description

Legend: * reset value

Bit Symbol

Access Value

XXh*^[1]

Description

7 to 0 MAX_LAT

[7:0]

R

Max_Lat: It is used to specify how often the device

needs to gain access to the PCI bus.

[1] XX is 2Ah for OHCI1 and OHCI2; XX is 10h for EHCI.

8.2.1.17 TRDY Timeout register

This is a read and write register at address 40h. The default and recommended value is

00h—TRDY timeout disabled. This value can, however, be modiﬁed. It is an

implementation-speciﬁc register, and not a standard PCI conﬁguration register.

The TRDY timer is 13 bits—the lower 5 bits are ﬁxed as logic 0, and the upper 8 bits are

determined by the TRDY Timeout register value. The timeout is calculated by multiplying

the 13-bit timer with the PCI CLK cycle time.

This register determines the maximum TRDY delay without asserting the UE

(Unrecoverable Error) bit. If TRDY is longer than the delay determined by this register

value, then the UE bit will be set.

8.2.1.18 Retry Timeout register

The default value of this read and write register is 80h, and is located at address 41h. This

value can, however, be modiﬁed. Programming this register as 00h means that retry

timeout is disabled. This is an implementation-speciﬁc register, and not a standard PCI

conﬁguration register.

The timeout is determined by multiplying the register value with the PCI CLK cycle time.

This register determines the maximum number of PCI retires before the UE bit is set. If the

number of retries is longer than the delay determined by this register value, then the UE

bit will be set.

8.2.2 Enhanced Host Controller-speciﬁc PCI registers

In addition to the PCI conﬁguration header registers, EHCI needs some additional PCI

conﬁguration space registers to indicate the serial bus release number, downstream port

wake-up event capability, and adjust the USB bus frame length for Start-of-Frame (SOF).

The EHCI-speciﬁc PCI registers are given in Table 25.

Table 25: EHCI-speciﬁc PCI registers

Offset

60h

Register

Serial Bus Release Number (SBRN)

Frame Length Adjustment (FLADJ)

Port Wake Capability (PORTWAKECAP)

61h

62h to 63h

8.2.2.1 SBRN register

The Serial Bus Release Number (SBRN) register is a 1 B register, and the bit description

is given in Table 26. This register contains the release number of the USB speciﬁcation

with which this USB Host Controller module is compliant.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

23 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 26: SBRN - Serial Bus Release Number register (address 60h) bit description

Legend: * reset value

Bit

Symbol

Access Value Description

7 to 0

SBRN[7:0]

R

20h*

Serial Bus Speciﬁcation Release Number: This

register value is to identify Serial Bus Speciﬁcation

Rev. 2.0. All other combinations are reserved.

8.2.2.2 FLADJ register

This feature is used to adjust any offset from the clock source that generates the clock that

drives the SOF counter. When a new value is written to these six bits, the length of the

frame is adjusted. The bit allocation of the Frame Length Adjustment (FLADJ) register is

given in Table 27.

Table 27: FLADJ - Frame Length Adjustment register (address 61h) bit allocation

Bit

7

6

5

4

3

2

1

0

Symbol

Reset

Access

reserved^[1]

FLADJ[5:0]

0

1

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 28: FLADJ - Frame Length Adjustment register (address 61h) bit description

Bit

Symbol

Description

7 to 6

5 to 0

reserved

-

FLADJ[5:0] Frame Length Timing Value: Each decimal value change to this register

corresponds to 16 high-speed bit times. The SOF cycle time—number of

SOF counter clock periods to generate a SOF micro frame length—is

equal to 59488 + value in this ﬁeld. The default value is decimal 32 (20h),

which gives a SOF cycle time of 60000.

FLADJ value

SOF cycle time

(480 MHz)

0 (00h)

1 (01h)

2 (02h)

:

59488

59504

59520

:

31 (1Fh)

32 (20h)

:

59984

60000

:

62 (3Eh)

63 (3Fh)

60480

60496

8.2.2.3 PORTWAKECAP register

Port Wake Capability (PORTWAKECAP) is a 2 B register used to establish a policy about

which ports are for wake events; see Table 29. Bit positions 15 to 1 in the mask

correspond to a physical port implemented on the current EHCI controller. Logic 1 in a bit

position indicates that a device connected below the port can be enabled as a wake-up

device and the port may be enabled for disconnect or connect, or overcurrent events as

wake-up events. This is an information only mask register. The bits in this register do not

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

24 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

affect the actual operation of the EHCI Host Controller. The system-speciﬁc policy can be

established by BIOS initializing this register to a system-speciﬁc value. The system

software uses the information in this register when enabling devices and ports for remote

wake-up.

Table 29: PORTWAKECAP - Port Wake Capability register (address 62h) bit description

Legend: * reset value

Bit

Symbol

Access Value

Description

15 to 0 PORTWAKECAP

[15:0]

R/W

0007h*

Port Wake-Up Capability Mask: EHCI

does not implement this feature.

8.2.3 Power management registers

Table 30: Power Management registers

Offset

Register

Value read from address 34h + 0h

Value read from address 34h + 1h

Value read from address 34h + 2h

Value read from address 34h + 4h

Value read from address 34h + 6h

Capability Identiﬁer (Cap_ID)

Next Item Pointer (Next_Item_Ptr)

Power Management Capabilities (PMC)

Power Management Control/Status (PMCSR)

Power Management Control/Status PCI-to-PCI Bridge

Support Extensions (PMCSR_BSE)

Value read from address 34h + 7h

Data

8.2.3.1 Cap_ID register

The Capability Identiﬁer (Cap_ID) register when read by the system software as 01h

indicates that the data structure currently being pointed to is the PCI Power Management

data structure. Each function of a PCI device may have only one item in its capability list

with Cap_ID set to 01h. The bit description of the register is given in Table 31.

Table 31: Cap_ID - Capability Identiﬁer register bit description

Address: Value read from address 34h + 0h

Legend: * reset value

Bit

Symbol

Access Value

01h*

Description

7 to 0 CAP_ID[7:0]

R

ID: This ﬁeld when 01h identiﬁes the linked list item as

being PCI Power Management registers.

8.2.3.2 Next_Item_Ptr register

The Next Item Pointer (Next_Item_Ptr) register describes the location of the next item in

the function’s capability list. The value given is an offset into the function’s PCI

conﬁguration space. If the function does not implement any other capabilities deﬁned by

the PCI-SIG for inclusion in the capabilities list, or if power management is the last item in

the list, then this register must be set to 00h. See Table 32.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

25 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 32: Next_Item_Ptr - Next Item Pointer register bit description

Address: Value read from address 34h + 1h

Legend: * reset value

Bit

Symbol

Access Value Description

00h*

7 to 0 NEXT_ITEM_

PTR[7:0]

R

Next Item Pointer: This ﬁeld provides an offset into

the function’s PCI conﬁguration space, pointing to the

location of the next item in the function’s capability list.

If there are no additional items in the capabilities list,

this register is set to 00h.

8.2.3.3 PMC register

The Power Management Capabilities (PMC) register is a 2 B register, and the bit

allocation is given in Table 33. This register provides information on the capabilities of the

function related to power management.

Table 33: PMC - Power Management Capabilities register bit allocation

Address: Value read from address 34h + 2h

Bit

15

14

13

12

11

10

D2_S

X^[1]

R

9

8

Symbol

Reset

Access

Bit

PME_S[4:0]

D1_S

AUX_C

1

R

7

1

R

6

X^[1]

1

X^[1]

R

1

0

R

0

R

5

4

3

2

1

Symbol

Reset

Access

AUX_C[1:0]

DSI

0

reserved

PMI

0

VER[2:0]

1

0

1

0

R

[1] X is 0 for OHCI1 and OHCI2; X is 1 for EHCI.

Table 34: PMC - Power Management Capabilities register bit description

Address: Value read from address 34h + 2h

Bit

Symbol Description

15 to 11 PME_S

[4:0]

PME_Support: These bits indicate the power states in which the function

may assert PME#. Logic 0 for any bit indicates that the function is not

capable of asserting the PME# signal while in that power state.

PME_S[0] — PME# can be asserted from D0

PME_S[1] — PME# can be asserted from D1

PME_S[2] — PME# can be asserted from D2

PME_S[3] — PME# can be asserted from D3_hot

PME_S[4] — PME# can be asserted from D3_cold

.

10

9

D2_S

D1_S

D2_Support: If this bit is logic 1, this function supports the D2 Power

Management State. Functions that do not support D2 must always return

logic 0 for this bit.

D1_Support: If this bit is logic 1, this function supports the D1 Power

Management State. Functions that do not support D1 must always return

logic 0 for this bit.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

26 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 34: PMC - Power Management Capabilities register bit description…continued

Address: Value read from address 34h + 2h

Bit

Symbol Description

8 to 6

AUX_C

[2:0]

Aux_Current: This three-bit ﬁeld reports the V_aux(3V3)auxiliary current

requirements for the PCI function.

If the Data register is implemented by this function:

• A read from this ﬁeld needs to return a value of 000b.

• The Data register takes precedence over this ﬁeld for V_aux(3V3)current

requirement reporting.

If the PME# generation from D3_coldis not supported by the function

(PMC[15] = 0), this ﬁeld must return a value of 000b when read.

For functions that support PME# from D3_coldand do not implement the Data

register, the bit assignments corresponding to the maximum current required

for V_aux(3V3)are:

111b — 375 mA

110b — 320 mA

101b — 270 mA

100b — 220 mA

011b — 160 mA

010b — 100 mA

001b — 55 mA

000b — 0 (self powered).

5

DSI

Device Speciﬁc Initialization: This bit indicates whether special

initialization of this function is required, beyond the standard PCI

conﬁguration header, before the generic class device driver is able to use it.

This bit is not used by some operating systems. For example, Microsoft

Windows and Windows NT do not use this bit to determine whether to use

D3. Instead, it is determined using the capabilities of the driver.

Logic 1 indicates that the function requires a device-speciﬁc initialization

sequence, following transition to D0 un-initialized state.

4

3

reserved

PMI

-

PME Clock:

0 — Indicates that no PCI clock is required for the function to generate

PME#.

1 — Indicates that the function relies on the presence of the PCI clock for the

PME# operation.

Functions that do not support the PME# generation in any state must return

logic 0 for this ﬁeld.

2 to 0

VER[2:0] Version: A value of 010b indicates that this function complies with PCI Bus

Power Management Interface Speciﬁcation Rev. 1.1.

8.2.3.4 PMCSR register

The Power Management Control/Status (PMCSR) register is a 2 B register used to

manage the power management state of the PCI function, as well as to allow and monitor

Power Management Events (PMEs). The bit allocation of the register is given in Table 35.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

27 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 35: PMCSR - Power Management Control/Status register bit allocation

Address: Value read from address 34h + 4h

Bit

15

PMES

X^[1]

R/W

7

14

13

12

11

10

9

8

PMEE

X^[1]

R/W

0

Symbol

Reset

Access

Bit

DS[1:0]

D_S[3:0]

0

R

6

0

R

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

Symbol

Reset

Access

reserved^[2]

PS[1:0]

0

R/W

[1] Sticky bit, if the function supports PME# from D3_cold, then X is indeterminate at the time of initial operating system boot; X is 0 if the

function does not support PME# from D3_cold

.

[2] The reserved bits should always be written with the reset value.

Table 36: PMCSR - Power Management Control/Status register bit description

Address: Value read from address 34h + 4h

Bit

Symbol Description

15

PMES PME Status: This bit is set when the function normally asserts the PME#

signal independent of the state of the PMEE bit. Writing logic 1 to this bit

clears it and causes the function to stop asserting PME#, if enabled. Writing

logic 0 has no effect. This bit defaults to logic 0, if the function does not

support the PME# generation from D3_cold. If the function supports the PME#

generation from D3_cold, then this bit is sticky and must be explicitly cleared by

the operating system each time the operating system is initially loaded.

14 to 13 DS[1:0]

Data Scale: This two-bit read-only ﬁeld indicates the scaling factor when

interpreting the value of the Data register. The value and meaning of this ﬁeld

vary, depending on which data value is selected by the D_S ﬁeld. This ﬁeld is

a required component of the Data register (offset 7) and must be

implemented, if the Data register is implemented. If the Data register is not

implemented, this ﬁeld must return 00b when PMCSR is read.

12 to 9 D_S

[3:0]

Data_Select: This four-bit ﬁeld selects the data that is reported through the

Data register and the D_S ﬁeld. This ﬁeld is a required component of the

Data register (offset 7) and must be implemented, if the Data register is

implemented. If the Data register is not implemented, this ﬁeld must return

00b when PMCSR is read.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

28 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 36: PMCSR - Power Management Control/Status register bit description…continued

Address: Value read from address 34h + 4h

Bit

Symbol Description

8

PMEE

PME Enabled: Logic 1 allows the function to assert PME#. When it is

logic 0, PME# assertion is disabled. This bit defaults to logic 0, if the function

does not support the PME# generation from D3_cold. If the function supports

PME# from D3_cold, then this bit is sticky and must be explicitly cleared by the

operating system each time the operating system is initially loaded.

7 to 2

1 to 0

reserved

PS[1:0]

-

Power State: This two-bit ﬁeld is used to determine the current power state

of the EHCI function and to set the function into a new power state. The

deﬁnition of the ﬁeld values is given as:

00b — D0

01b — D1

10b — D2

11b — D3_hot

.

If the software attempts to write an unsupported, optional state to this ﬁeld,

the write operation must complete normally on the bus; however, the data is

discarded and no status change occurs.

8.2.3.5 PMCSR_BSE register

The PMCSR PCI-to-PCI Bridge Support Extensions (PMCSR_BSE) register supports PCI

bridge-speciﬁc functionality and is required for all PCI-to-PCI bridges. The bit allocation of

this register is given in Table 37.

Table 37: PMCSR_BSE - PMCSR PCI-to-PCI Bridge Support Extensions register bit allocation

Address: Value read from address 34h + 6h

Bit

7

6

5

4

3

2

1

0

Symbol

Reset

Access

BPCC_EN

B2_B3#

reserved

0

R

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

29 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 38: PMCSR_BSE - PMCSR PCI-to-PCI Bridge Support Extensions register bit

description

Address: Value read from address 34h + 6h

Bit

Symbol

BPCC_EN Bus Power/Clock Control Enable:

1 — Indicates that the bus power or clock control mechanism as deﬁned in

Description

7

Table 39 is enabled

0 — Indicates that the bus or power control policies as deﬁned in Table 39

are disabled.

When the Bus Power or Clock Control mechanism is disabled, the bridge’s

PMCSR Power State (PS) ﬁeld cannot be used by the system software to

control the power or clock of the bridge’s secondary bus.

6

B2_B3#

B2/B3 support for D3_hot: The state of this bit determines the action that is

to occur as a direct result of programming the function to D3_hot

.

1 — Indicates that when the bridge function is programmed to D3_hot, its

secondary bus’s PCI clock will be stopped (B2).

0 — Indicates that when the bridge function is programmed to D3_hot, its

secondary bus will have its power removed (B3).

This bit is only meaningful if bit 7 (BPCC_EN) is logic 1.

-

5 to 0 reserved

Table 39: PCI bus power and clock control

Originating device’s Secondary bus Resultant actions by bridge

bridge PM state

PM state

(either direct or indirect)

D0

B0

none

D1

B1

none

D2

B2

clock stopped on secondary bus

D3_hot

B2, B3

clock stopped and PCI V_CCremoved from secondary

bus (B3 only); for deﬁnition of B2_B3#, see Table 38.

D3_cold

B3

none

8.2.3.6 Data register

The Data register is an optional, 1 B register that provides a mechanism for the function to

report state dependent operating data, such as power consumed or heat dissipated.

Table 40 shows the bit description of the register.

Table 40: Data register bit description

Address: Value read from address 34h + 7h

Legend: * reset value

Bit

Symbol Access Value Description

00h*

7 to 0 DATA[7:0]

R

DATA: This register is used to report the state dependent

data requested by the D_S ﬁeld of the PMCSR register.

The value of this register is scaled by the value reported by

the DS ﬁeld of the PMCSR register.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

30 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

9. I²C-bus interface

A simple I²C-bus interface is provided in the ISP1562 to read customized vendor ID,

product ID and some other conﬁguration bits from an external EEPROM.

The I²C-bus interface is for bidirectional communication between ICs using two serial bus

wires: SDA (data) and SCL (clock). Both lines are driven by open-drain circuits and must

be connected to the positive supply voltage through pull-up resistors when in use;

otherwise, they must be connected to ground.

9.1 Protocol

The I²C-bus protocol deﬁnes the following conditions:

• Bus free: both SDA and SCL are HIGH

• START: a HIGH-to-LOW transition on SDA, while SCL is HIGH

• STOP: a LOW-to-HIGH transition on SDA, while SCL is HIGH

• Data valid: after a START condition, data on SDA is stable during the HIGH period of

SCL; data on SDA may only change while SCL is LOW.

Each device on the I²C-bus has a unique slave address, which the master uses to select a

device for access.

The master starts a data transfer using a START condition and ends it by generating a

STOP condition. Transfers can only be initiated when the bus is free. The receiver must

acknowledge each byte by using a LOW level on SDA during the ninth clock pulse on

SCL.

For detailed information, refer to The I²C-bus Speciﬁcation, Version 2.1.

9.2 Hardware connections

The ISP1562 can be connected to an external EEPROM through the I²C-bus interface.

The hardware connections are shown in Figure 5.

V

aux(3V3)

R

P

R

P

SCL

SDA

SCL

SDA

A0

A1

A2

2

I C-bus

24C01

EEPROM

or

ISP1562

USB HOST

equivalent

004aaa509

Fig 5. EEPROM connection diagram.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

31 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

The slave address that the ISP1562 uses to access the EEPROM is 1010000b. Page

mode addressing is not supported. Therefore, pins A0, A1 and A2 of the EEPROM must

be connected to ground (logic 0).

9.3 Information loading from EEPROM

Figure 6 shows the content of the EEPROM memory. If the EEPROM is not present, the

default values of Device ID, Vendor ID, subsystem VID and subsystem DID assigned to

Philips Semiconductors by PCI-SIG will be loaded. For default values, see Table 3.

address

0

1

2

3

4

5

6

7

subsystem vendor ID (L)

subsystem vendor ID (H)

subsystem device ID (L) - OHCI

subsystem device ID (H) - OHCI

subsystem device ID (L) - EHCI

subsystem device ID (H) - EHCI

reserved - FFh

15h - loads subsystem vendor ID, device ID

1Ah - loads default values defined by Philips Semiconductors

signature

004aaa124

L = LOW; H = HIGH.

Fig 6. Information loading from EEPROM.

10. Power management

10.1 PCI bus power states

The PCI bus can be characterized by one of the four power management states: B0, B1,

B2 and B3.

B0 state (PCI clock = 33 MHz, PCI bus power = on) — This corresponds to the bus

being fully operational.

B1 state (PCI clock = intermittent clock operation mode, PCI bus power = on) —

When a PCI bus is in B1, PCI V_CCis still applied to all devices on the bus. No bus

transactions, however, are allowed to take place on the bus. The B1 state indicates a

perpetual idle state on the PCI bus.

B2 state (PCI clock = stop, PCI bus power = on) — PCI V_CCis still applied on the bus,

but the clock is stopped and held in the LOW state.

B3 state (PCI clock = stop, PCI bus power = off) — PCI V_CCis removed from all

devices on the PCI bus segment.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

32 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

10.2 USB bus states

Reset state — When the USB bus is in the reset state, the USB system is stopped.

Operational state — When the USB bus is in the active state, the USB system is

operating normally.

Suspend state — When the USB bus is in the suspend state, the USB system is

stopped.

Resume state — When the USB bus is in the resume state, the USB system is operating

normally.

11. USB Host Controller registers

Each Host Controller contains a set of on-chip operational registers that are mapped to

un-cached memory of the system addressable space. This memory space must begin on

a DWord (32-bit) boundary. The size of the allocated space is deﬁned by the initial value in

the Base Address register 0. HCDs must interact with these registers to implement USB

functionality.

After the PCI enumeration driver ﬁnishes the PCI device conﬁguration, the new base

address of these memory-mapped operational registers is deﬁned in BAR 0. The HCD

can access these registers by using the address of base address value + offset.

Table 41 contains a list of Host Controller registers.

Table 41: USB Host Controller registers

Address OHCI register

Reset value^[1]

EHCI register

Reset value^[1]

Func0

Func1

Func2

OHCI1 (1P)

OHCI2 (1P)

EHCI (2P)

00h

04h

08h

0Ch

10h

14h

18h

1Ch

20h

24h

28h

2Ch

30h

34h

38h

3Ch

40h

44h

48h

HcRevision

0000 0010h

0000 0000h

0000 0010h

0000 0000h

0000 2EDFh

0000 0000h

0000 0628h

FF00 0901h

CAPLENGTH/HCIVERSION

HCSPARAMS

HCCPARAMS

HCSP-PORTROUTE1[31:0]

HCSP-PORTROUTE2[59:32]

reserved

0100 0020h

HcControl

0000 2192h

HcCommandStatus

HcInterruptStatus

HcInterruptEnable

HcInterruptDisable

HcHCCA

0000 0012h

0000 0010h

0000 0000h

-

reserved

-

HcPeriodCurrentED

HcControlHeadED

reserved

-

USBCMD

0008 0000h

HcControlCurrentED 0000 0000h

USBSTS

0000 1000h

HcBulkHeadED

HcBulkCurrentED

HcDoneHead

0000 0000h

0000 2EDFh

0000 0000h

0000 0628h

FF00 0901h

USBINTR

0000 0000h

FRINDEX

0000 0000h

reserved

-

HcFmInterval

PERIODICLISTBASE

ASYNCLISTADDR

reserved

0000 0000h

HcFmRemaining

HcFmNumber

0000 0000h

-

HcPeriodicStart

HcLSThreshold

HcRhDescriptorA

reserved

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

33 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 41: USB Host Controller registers…continued

Address OHCI register

Reset value^[1]

EHCI register

Reset value^[1]

Func0

Func1

Func2

OHCI1 (1P)

OHCI2 (1P)

EHCI (2P)

4Ch

50h

54h

58h

5Ch

60h

64h

68h

6Ch

70h

HcRhDescriptorB

HcRhStatus

HcRhPortStatus[1]

HcRhPortStatus[2]

reserved

0002 0000h

reserved

-

0000 0000h

reserved

-

0000 0000h

reserved

-

reserved

-

reserved

-

reserved

CONFIGFLAG

PORTSC1

PORTSC2

reserved

0000 0000h

reserved

0000 0000h

reserved

0000 0000h

reserved

-

reserved

[1] Reset values that are highlighted—for example, 0—are the ISP1562 implementation-speciﬁc reset values; and reset values that are not

highlighted—for example, 0—are compliant with OHCI and EHCI speciﬁcations.

For the OHCI Host Controller, there are only operational registers for the USB operation.

For the Enhanced Host Controller, there are two types of registers: one set of read-only

capability registers and one set of read and write operational registers.

11.1 OHCI USB Host Controller operational registers

OHCI HCDs need to communicate with these registers to implement USB data transfers.

Based on their functions, these registers are classiﬁed into four partitions:

• Control and Status

• Memory Pointer

• Frame Counter

• Root Hub.

11.1.1 HcRevision register

Table 42: HcRevision - Host Controller Revision register bit allocation

Address: Value read from func0 or func1 of address 10h + 00h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved

0

R

0

R

0

R

0

R

0

R

0

R

0

R

0

R

23

22

21

20

19

18

17

16

Symbol

Reset

Access

0

R

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

34 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

15

14

13

12

11

10

9

8

Symbol

Reset

Access

Bit

reserved

REV[7:0]

0

R

7

0

R

6

0

R

5

0

R

4

0

R

3

0

R

2

0

R

1

0

R

0

Symbol

Reset

Access

0

1

0

R

Table 43: HcRevision - Host Controller Revision register bit description

Address: Value read from func0 or func1 of address 10h + 00h

Bit

Symbol

reserved

REV[7:0]

Description

31 to 8

7 to 0

-

Revision: This read-only ﬁeld contains the BCD representation of the

version of the HCI speciﬁcation that is implemented by this Host

Controller. For example, a value of 11h corresponds to version 1.1. All

of the Host Controller implementations that are compliant with this

speciﬁcation need to have a value of 10h.

11.1.2 HcControl register

This register deﬁnes the operating modes for the Host Controller. All the ﬁelds in this

register, except for HCFS and RWC, are modiﬁed only by the HCD. The bit allocation is

given in Table 44.

Table 44: HcControl - Host Controller Control register bit allocation

Address: Value read from func0 or func1 of address 10h + 04h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

10

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

12

R/W

11

13

Symbol

Reset

Access

Bit

reserved^[1]

RWE

0

RWC

0

IR

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

R/W

1

R/W

0

Symbol

Reset

Access

HCFS[1:0]

BLE

0

CLE

0

IE

PLE

0

CBSR[1:0]

0

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

35 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 45: HcControl - Host Controller Control register bit description

Address: Value read from func0 or func1 of address 10h + 04h

Bit

Symbol Description

31 to 11

10

reserved

RWE

-

RemoteWakeupEnable: This bit is used by the HCD to enable or disable

the remote wake-up feature on detecting upstream resume signaling.

When this bit and RD (bit 3) in the HcInterruptStatus register are set, a

remote wake-up is signaled to the host system. Setting this bit has no

impact on the generation of hardware interrupt.

9

RWC

RemoteWakeupConnected: This bit indicates whether the Host

Controller supports remote wake-up signaling. If remote wake-up is

supported and used by the system, it is the responsibility of the system

ﬁrmware to set this bit during POST. The Host Controller clears the bit on

a hardware reset but does not alter it on a software reset. Remote

wake-up signaling of the host system is host-bus-speciﬁc and is not

described in this speciﬁcation.

8

IR

InterruptRouting: This bit determines the routing of interrupts generated

by events registered in HcInterruptStatus. If clear, all interrupts are routed

to the normal host bus interrupt mechanism. If set, interrupts are routed to

the System Management Interrupt. The HCD clears this bit on a hardware

reset, but it does not alter this bit on a software reset. The HCD uses this

bit as a tag to indicate the ownership of the Host Controller.

7 to 6

HCFS

[1:0]

HostControllerFunctionalState for USB:

00b — USBRESET

01b — USBRESUME

10b — USBOPERATIONAL

11b — USBSUSPEND.

A transition to USBOPERATIONAL from another state causes SOF

generation to begin 1 ms later. The HCD may determine whether the Host

Controller has begun sending SOFs by reading SF (bit 2) in

HcInterruptStatus.

This ﬁeld may be changed by the Host Controller only when in the

USBSUSPEND state. The Host Controller may move from the

USBSUSPEND state to the USBRESUME state after detecting the

resume signaling from a downstream port.

The Host Controller enters USBSUSPEND after a software reset; it enters

USBRESET after a hardware reset. The latter also resets the Root Hub

and asserts subsequent reset signaling to downstream ports.

5

BLE

BulkListEnable: This bit is set to enable the processing of the bulk list in

the next frame. If cleared by the HCD, processing of the bulk list does not

occur after the next SOF. The Host Controller checks this bit whenever it

wants to process the list. When disabled, the HCD may modify the list. If

HcBulkCurrentED is pointing to an Endpoint Descriptor (ED) to be

removed, the HCD must advance the pointer by updating

HcBulkCurrentED before re-enabling processing of the list.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

36 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 45: HcControl - Host Controller Control register bit description…continued

Address: Value read from func0 or func1 of address 10h + 04h

Bit

Symbol Description

CLE ControlListEnable: This bit is set to enable the processing of the control

4

list in the next frame. If cleared by the HCD, processing of the control list

does not occur after the next SOF. The Host Controller must check this bit

whenever it wants to process the list. When disabled, the HCD may modify

the list. If HcControlCurrentED is pointing to an ED to be removed, the

HCD must advance the pointer by updating HcControlCurrentED before

re-enabling processing of the list.

3

IE

IsochronousEnable: This bit is used by the HCD to enable or disable

processing of isochronous EDs. While processing the periodic list in a

frame, the Host Controller checks the status of this bit when it ﬁnds an

isochronous ED (F = 1). If set (enabled), the Host Controller continues

processing the EDs. If cleared (disabled), the Host Controller halts

processing of the periodic list—which now contains only isochronous

EDs—and begins processing the bulk or control lists. Setting this bit is

guaranteed to take effect in the next frame and not the current frame.

2

PLE

PeriodicListEnable: This bit is set to enable the processing of the

periodic list in the next frame. If cleared by the HCD, processing of the

periodic list does not occur after the next SOF. The Host Controller must

check this bit before it starts processing the list.

1 to 0

CBSR

[1:0]

ControlBulkServiceRatio: This speciﬁes the service ratio of control EDs

over bulk EDs. Before processing any of the nonperiodic lists, the Host

Controller must compare the ratio speciﬁed with its internal count on how

many nonempty control EDs are processed, in determining whether to

continue serving another control ED or switching to bulk EDs. The internal

count must be retained when crossing the frame boundary. After a reset,

the HCD is responsible to restore this value.

00b — 1 : 1

01b — 2 : 1

10b — 3 : 1

11b — 4 : 1.

11.1.3 HcCommandStatus register

The HcCommandStatus register is used by the Host Controller to receive commands

issued by the HCD. It also reﬂects the current status of the Host Controller. To the HCD, it

appears as a ‘write to set’ register. The Host Controller must ensure that bits written as

logic 1 become set in the register while bits written as logic 0 remain unchanged in the

register. The HCD may issue multiple distinct commands to the Host Controller without

concern for corrupting previously issued commands. The HCD has normal read access to

all bits.

The SOC[1:0] ﬁeld (bits 17 and 16 in the HcCommandStatus register) indicates the

number of frames with which the Host Controller has detected the scheduling overrun

error. This occurs when the periodic list does not complete before EOF. When a

scheduling overrun error is detected, the Host Controller increments the counter and sets

SO (bit 0 in the HcInterruptStatus register).

Table 46 shows the bit allocation of the HcCommandStatus register.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

37 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 46: HcCommandStatus - Host Controller Command Status register bit allocation

Address: Value read from func0 or func1 of address 10h + 08h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

SOC[1:0]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

reserved^[1]

OCR

0

BLF

0

CLF

0

HCR

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 47: HcCommandStatus - Host Controller Command Status register bit description

Address: Value read from func0 or func1 of address 10h + 08h

Bit

Symbol

Description

31 to 18

17 to 16

reserved

-

SOC[1:0] SchedulingOverrunCount: The bit is incremented on each scheduling

overrun error. It is initialized to 00b and wraps around at 11b. It must be

incremented when a scheduling overrun is detected, even if SO (bit 0 in

HcInterruptStatus) is already set. This is used by the HCD to monitor any

persistent scheduling problems.

15 to 4

3

reserved

OCR

-

OwnershipChangeRequest: This bit is set by an OS HCD to request a

change of control of the Host Controller. When set, the Host Controller

must set OC (bit 30 in HcInterruptStatus). After the changeover, this bit is

cleared and remains so until the next request from the OS HCD.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

38 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 47: HcCommandStatus - Host Controller Command Status register bit

description…continued

Bit

Symbol

Description

2

BLF

BulkListFilled: This bit is used to indicate whether there are any

Transfer Descriptors (TDs) on the bulk list. It is set by the HCD whenever

it adds a TD to an ED in the bulk list. When the Host Controller begins to

process the head of the bulk list, it checks Bulk-Filled (BF). If BLF is

logic 0, the Host Controller does not need to process the bulk list. If BLF

is logic 1, the Host Controller needs to start processing the bulk list and

set BF to logic 0. If the Host Controller ﬁnds a TD on the list, then the

Host Controller needs to set BLF to logic 1, causing the bulk list

processing to continue. If no TD is found on the bulk list, and if the HCD

does not set BLF, then BLF is still logic 0 when the Host Controller

completes processing the bulk list and the bulk list processing stops.

1

CLF

ControlListFilled: This bit is used to indicate whether there are any TDs

on the control list. It is set by the HCD whenever it adds a TD to an ED in

the control list.

When the Host Controller begins to process the head of the control list, it

checks CLF. If CLF is logic 0, the Host Controller does not need to

process the control list. If Control-Filled (CF) is logic 1, the Host

Controller needs to start processing the control list and set CLF to

logic 0. If the Host Controller ﬁnds a TD on the list, then the Host

Controller needs to set CLF to logic 1, causing the control list processing

to continue. If no TD is found on the control list, and if the HCD does not

set CLF, then CLF is still logic 0 when the Host Controller completes

processing the control list and the control list processing stops.

0

HCR

HostControllerReset: This bit is set by the HCD to initiate a software

reset of the Host Controller. Regardless of the functional state of the Host

Controller, it moves to the USBSUSPEND state in which most of the

operational registers are reset, except those stated otherwise; for

example, IR (bit 8) in the HcControl register, and no host bus accesses

are allowed. This bit is cleared by the Host Controller on completing the

reset operation. The reset operation must be completed within 10 µs.

This bit, when set, should not cause a reset to the Root Hub and no

subsequent reset signaling should be asserted to its downstream ports.

11.1.4 HcInterruptStatus register

This is a 4 B register that provides the status of the events that cause hardware interrupts.

The bit allocation of the register is given in Table 48. When an event occurs, the Host

Controller sets the corresponding bit in this register. When a bit becomes set, a hardware

interrupt is generated, if the interrupt is enabled in the HcInterruptEnable register (see

Table 50) and the MIE (MasterInterruptEnable) bit is set. The HCD may clear speciﬁc bits

in this register by writing logic 1 to the bit positions to be cleared. The HCD may not set

any of these bits. The Host Controller does not clear the bit.

Table 48: HcInterruptStatus - Host Controller Interrupt Status register bit allocation

Address: Value read from func0 or func1 of address 10h + 0Ch

Bit

31

reserved^[1]

0

30

OC

0

29

28

27

26

25

24

Symbol

Reset

Access

reserved^[1]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

39 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

11

R/W

10

12

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

R/W

7

reserved^[1]

0

Symbol

Reset

Access

RHSC

0

FNO

0

UE

0

RD

0

SF

0

WDH

0

SO

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 49: HcInterruptStatus - Host Controller Interrupt Status register bit description

Address: Value read from func0 or func1 of address 10h + 0Ch

Bit

31

30

Symbol

reserved

OC

Description

-

OwnershipChange: This bit is set by the Host Controller when HCD sets

OCR (bit 3) in the HcCommandStatus register. This event, when

unmasked, will always immediately generate a System Management

Interrupt (SMI). This bit is forced to logic 0 when the SMI# pin is not

implemented.

29 to 7 reserved

-

6

RHSC

RootHubStatusChange: This bit is set when the content of HcRhStatus or

the content of any of HcRhPortStatus[NumberofDownstreamPort] has

changed.

5

4

FNO

UE

FrameNumberOverﬂow: This bit is set when the MSB of HcFmNumber

(bit 15) changes value, or after the HccaFrameNumber is updated.

UnrecoverableError: This bit is set when the Host Controller detects a

system error not related to USB. The Host Controller should not proceed

with any processing nor signaling before the system error is corrected. The

HCD clears this bit after the Host Controller is reset.

3

RD

ResumeDetected: This bit is set when the Host Controller detects that a

device on the USB is asserting resume signaling. This bit is set by the

transition from no resume signaling to resume signaling. This bit is not set

when the HCD sets the USBRESUME state.

2

1

SF

Start-of-Frame: At the start of each frame, this bit is set by the Host

Controller and an SOF token is generated at the same time.

WDH

WritebackDoneHead: This bit is immediately set after the Host Controller

has written HcDoneHead to HccaDoneHead. Further, updates of

HccaDoneHead occur only after this bit is cleared. The HCD should only

clear this bit after it has saved the content of HccaDoneHead.

0

SO

SchedulingOverrun: This bit is set when USB schedules for current frame

overruns and after the update of HccaFrameNumber. A scheduling overrun

increments the SOC[1:0] ﬁeld (bits 17 to 16 of HcCommandStatus).

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

40 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.1.5 HcInterruptEnable register

Each enable bit in the HcInterruptEnable register corresponds to an associated interrupt

bit in the HcInterruptStatus register. The HcInterruptEnable register is used to control

which events generate a hardware interrupt. A hardware interrupt is requested on the host

bus if the following conditions occur:

• A bit is set in the HcInterruptStatus register.

• The corresponding bit in the HcInterruptEnable register is set.

• The MIE (MasterInterruptEnable) bit is set.

Writing logic 1 to a bit in this register sets the corresponding bit, whereas writing logic 0 to

a bit in this register leaves the corresponding bit unchanged. On a read, the current value

of this register is returned. The bit allocation is given in Table 50.

Table 50: HcInterruptEnable - Host Controller Interrupt Enable register bit allocation

Address: Value read from func0 or func1 of address 10h + 10h

Bit

31

MIE

0

30

OC

0

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

18

R/W

17

R/W

16

19

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

R/W

7

reserved^[1]

0

Symbol

Reset

Access

RHSC

0

FNO

0

UE

0

RD

0

SF

0

WDH

0

SO

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 51: HcInterruptEnable - Host Controller Interrupt Enable register bit description

Address: Value read from func0 or func1 of address 10h + 10h

Bit

Symbol

Description

31

MIE

Master Interrupt Enable:

0 — Ignore

1 — Enables interrupt generation by events speciﬁed in other bits of this

register.

30

OC

Ownership Change:

0 — Ignore

1 — Enables interrupt generation because of Ownership Change.

29 to 7

reserved

-

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

41 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 51: HcInterruptEnable - Host Controller Interrupt Enable register bit

description…continued

Bit

Symbol

Description

6

RHSC

Root Hub Status Change:

0 — Ignore

1 — Enables interrupt generation because of Root Hub Status Change.

5

4

3

2

1

0

FNO

UE

Frame Number Overﬂow:

0 — Ignore

1 — Enables interrupt generation because of Frame Number Overﬂow.

Unrecoverable Error:

0 — Ignore

1 — Enables interrupt generation because of Unrecoverable Error.

RD

Resume Detect:

0 — Ignore

1 — Enables interrupt generation because of Resume Detect.

SF

Start-of-Frame:

0 — Ignore

1 — Enables interrupt generation because of Start-of-Frame.

HcDoneHead Writeback:

WDH

SO

0 — Ignore

1 — Enables interrupt generation because of HcDoneHead Writeback.

Scheduling Overrun:

0 — Ignore

1 — Enables interrupt generation because of Scheduling Overrun.

11.1.6 HcInterruptDisable register

Each disable bit in the HcInterruptDisable register corresponds to an associated interrupt

bit in the HcInterruptStatus register. The HcInterruptDisable register is coupled with the

HcInterruptEnable register. Therefore, writing logic 1 to a bit in this register clears the

corresponding bit in the HcInterruptEnable register, whereas writing logic 0 to a bit in this

register leaves the corresponding bit in the HcInterruptEnable register unchanged. On a

read, the current value of the HcInterruptEnable register is returned.

The register contains 4 B, and the bit allocation is given in Table 52.

Table 52: HcInterruptDisable - Host Controller Interrupt Disable register bit allocation

Address: Value read from func0 or func1 of address 10h + 14h

Bit

31

MIE

0

30

OC

0

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

18

R/W

17

R/W

16

19

Symbol

Reset

Access

reserved^[1]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

42 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

15

14

13

12

11

10

9

8

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

6

0

R/W

5

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

R/W

4

7

reserved^[1]

0

Symbol

Reset

Access

RHSC

0

FNO

0

UE

0

RD

0

SF

0

WDH

0

SO

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 53: HcInterruptDisable - Host Controller Interrupt Disable register bit description

Address: Value read from func0 or func1 of address 10h + 14h

Bit

Symbol

Description

31

MIE

Master Interrupt Enable:

0 — Ignore

1 — Disables interrupt generation because of events speciﬁed in other

bits of this register.

This ﬁeld is set after a hardware or software reset. Interrupts are

disabled.

30

OC

Ownership Change:

0 — Ignore

1 — Disables interrupt generation because of Ownership Change.

29 to 7

6

reserved

RHSC

-

Root Hub Status Change:

0 — Ignore

1 — Disables interrupt generation because of Root Hub Status Change.

5

4

3

2

1

0

FNO

UE

Frame Number Overﬂow:

0 — Ignore

1 — Disables interrupt generation because of Frame Number Overﬂow.

Unrecoverable Error:

0 — Ignore

1 — Disables interrupt generation because of Unrecoverable Error.

RD

Resume Detect:

0 — Ignore

1 — Disables interrupt generation because of Resume Detect.

SF

Start-of-Frame:

0 — Ignore

1 — Disables interrupt generation because of Start-of-Frame.

HcDoneHead Writeback:

WDH

SO

0 — Ignore

1 — Disables interrupt generation because of HcDoneHead Writeback.

Scheduling Overrun:

0 — Ignore

1 — Disables interrupt generation because of Scheduling Overrun.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

43 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.1.7 HcHCCA register

The HcHCCA register contains the physical address of the Host Controller

Communication Area (HCCA). The bit allocation is given in Table 54. The HCD

determines the alignment restrictions by writing all 1s to HcHCCA and reading the content

of HcHCCA. The alignment is evaluated by examining the number of zeroes in the lower

order bits. The minimum alignment is 256 B; therefore, bits 0 through 7 will always return

logic 0 when read. This area is used to hold the control structures and the interrupt table

that are accessed by both the Host Controller and the HCD.

Table 54: HcHCCA - Host Controller Communication Area register bit allocation

Address: Value read from func0 or func1 of address 10h + 18h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

HCCA[23:16]

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

19

R/W

18

R/W

17

R/W

16

Symbol

Reset

Access

Bit

HCCA[15:8]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

HCCA[7:0]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

reserved^[1]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 55: HcHCCA - Host Controller Communication Area register bit description

Address: Value read from func0 or func1 of address 10h + 18h

Bit

Symbol

Description

31 to 8

HCCA[23:0]

Host Controller Communication Area Base Address: This is the

base address of the HCCA.

7 to 0

reserved

-

11.1.8 HcPeriodCurrentED register

The HcPeriodCurrentED register contains the physical address of the current isochronous

or interrupt ED. Table 56 shows the bit allocation of the register.

Table 56: HcPeriodCurrentED - Host Controller Period Current Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h + 1Ch

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

PCED[27:20]

0

R

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

44 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

PCED[19:12]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

9

0

R

8

15

14

13

12

11

10

Symbol

Reset

Access

Bit

PCED[11:4]

0

R

7

0

R

6

0

R

5

0

R

4

0

R

3

0

R

2

0

R

1

0

R

0

Symbol

Reset

Access

PCED[3:0]

reserved

0

R

Table 57: HcPeriodCurrentED - Host Controller Period Current Endpoint Descriptor register

bit description

Address: Value read from func0 or func1 of address 10h + 1Ch

Bit

Symbol

Description

31 to 4

PCED[27:0]

PeriodCurrentED: This is used by the Host Controller to point to the

head of one of the periodic lists that must be processed in the current

frame. The content of this register is updated by the Host Controller

after a periodic ED is processed. The HCD may read the content in

determining which ED is being processed at the time of reading.

3 to 0

reserved

-

11.1.9 HcControlHeadED register

The HcControlHeadED register contains the physical address of the ﬁrst ED of the control

list. The bit allocation is given in Table 58.

Table 58: HcControlHeadED - Host Controller Control Head Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h + 20h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

CHED[27:20]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

0

R

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

CHED[19:12]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

9

0

R

8

15

14

13

12

11

10

Symbol

Reset

Access

Bit

CHED[11:4]

0

R

7

0

R

6

0

R

5

0

R

4

0

R

3

0

R

2

0

R

1

0

R

0

Symbol

Reset

Access

CHED[3:0]

reserved

0

R

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

45 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 59: HcControlHeadED - Host Controller Control Head Endpoint Descriptor register bit

description

Address: Value read from func0 or func1 of address 10h + 20h

Bit

Symbol

Description

31 to 4 CHED[27:0] ControlHeadED: The Host Controller traverses the control list, starting

with the HcControlHeadED pointer. The content is loaded from HCCA

during the initialization of the Host Controller.

3 to 0

reserved

-

11.1.10 HcControlCurrentED register

The HcControlCurrentED register contains the physical address of the current ED of the

control list. The bit allocation is given in Table 60.

Table 60: HcControlCurrentED - Host Controller Control Current Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h + 24h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

CCED[27:20]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

0

R

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

CCED[19:12]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

9

0

R

8

15

14

13

12

11

10

Symbol

Reset

Access

Bit

CCED[11:4]

0

R

7

0

R

6

0

R

5

0

R

4

0

R

3

0

R

2

0

R

1

0

R

0

Symbol

Reset

Access

CCED[3:0]

reserved

0

R

Table 61: HcControlCurrentED - Host Controller Control Current Endpoint Descriptor

register bit description

Address: Value read from func0 or func1 of address 10h + 24h

Bit

Symbol

Description

31 to 4 CCED[27:0] ControlCurrentED: This pointer is advanced to the next ED after serving

the present. The Host Controller must continue processing the list from

where it left off in the last frame. When it reaches the end of the control list,

the Host Controller checks CLF (bit 1 of HcCommandStatus). If set, it

copies the content of HcControlHeadED to HcControlCurrentED and

clears the bit. If not set, it does nothing. The HCD is allowed to modify this

register only when CLE (bit 4 in the HcControl register) is cleared. When

set, the HCD only reads the instantaneous value of this register. Initially,

this is set to logic 0 to indicate the end of the control list.

3 to 0

reserved

-

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

46 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.1.11 HcBulkHeadED register

This register (see Table 62) contains the physical address of the ﬁrst ED of the bulk list.

Table 62: HcBulkHeadED - Host Controller Bulk Head Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h + 28h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

BHED[27:20]

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

19

R/W

18

R/W

17

R/W

16

Symbol

Reset

Access

Bit

BHED[19:12]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

BHED[11:4]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

BHED[3:0]

reserved^[1]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 63: HcBulkHeadED - Host Controller Bulk Head Endpoint Descriptor register bit

description

Address: Value read from func0 or func1 of address 10h + 28h

Bit

Symbol

Description

31 to 4

BHED[27:0] BulkHeadED: The Host Controller traverses the bulk list starting with

the HcBulkHeadED pointer. The content is loaded from HCCA during

the initialization of the Host Controller.

3 to 0

reserved

-

11.1.12 HcBulkCurrentED register

This register contains the physical address of the current endpoint of the bulk list. The

endpoints are ordered according to their insertion to the list because the bulk list must be

served in a round-robin fashion. The bit allocation is given in Table 64.

Table 64: HcBulkCurrentED - Host Controller Bulk Current Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h + 2Ch

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

BCED[27:20]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

47 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

BCED[19:12]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

BCED[11:4]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

BCED[3:0]

reserved^[1]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 65: HcBulkCurrentED - Host Controller Bulk Current Endpoint Descriptor register bit

description

Address: Value read from func0 or func1 of address 10h + 2Ch

Bit

Symbol

Description

31 to 4 BCED[27:0] BulkCurrentED: This is advanced to the next ED after the Host Controller

has served the current ED. The Host Controller continues processing the

list from where it left off in the last frame. When it reaches the end of the

bulk list, the Host Controller checks CLF (bit 1 of HcCommandStatus). If

the CLF bit is not set, nothing is done. If the CLF bit is set, it copies the

content of HcBulkHeadED to HcBulkCurrentED and clears the CLF bit.

The HCD can modify this register only when BLE (bit 5 in the HcControl

register) is cleared. When HcControl is set, the HCD reads the

instantaneous value of this register. This is initially set to logic 0 to indicate

the end of the bulk list.

3 to 0 reserved

-

11.1.13 HcDoneHead register

The HcDoneHead register contains the physical address of the last completed TD that

was added to the Done queue. In normal operation, the HCD need not read this register

because its content is periodically written to the HCCA. Table 66 contains the bit allocation

of the register.

Table 66: HcDoneHead - Host Controller Done Head register bit allocation

Address: Value read from func0 or func1 of address 10h + 30h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

DH[27:20]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

DH[19:12]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

48 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

15

14

13

12

11

10

9

8

Symbol

Reset

Access

Bit

DH[11:4]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

DH[3:0]

reserved^[1]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 67: HcDoneHead - Host Controller Done Head register bit description

Address: Value read from func0 or func1 of address 10h + 30h

Bit

Symbol

Description

31 to 4

DH[27:0]

DoneHead: When a TD is completed, the Host Controller writes the

content of HcDoneHead to the NextTD ﬁeld of the TD. The Host

Controller then overwrites the content of HcDoneHead with the

address of this TD. This is set to logic 0 whenever the Host Controller

writes the content of this register to HCCA.

3 to 0

reserved

-

11.1.14 HcFmInterval register

This register contains a 14-bit value that indicates the bit time interval in a frame—that is,

between two consecutive SOFs—and a 15-bit value indicating the full-speed maximum

packet size that the Host Controller may transmit or receive, without causing a scheduling

overrun. The HCD may carry out minor adjustment on FI (FrameInterval) by writing a new

value over the present at each SOF. This provides the possibility for the Host Controller to

synchronize with an external clocking resource and to adjust any unknown local clock

offset. The bit allocation of the register is given in Table 68.

Table 68: HcFmInterval - Host Controller Frame Interval register bit allocation

Address: Value read from func0 or func1 of address 10h + 34h

Bit

31

FIT

0

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

FSMPS[14:8]

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

19

R/W

18

R/W

17

R/W

16

Symbol

Reset

Access

Bit

FSMPS[7:0]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

reserved^[1]

FI[13:8]

0

1

0

1

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

49 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

7

6

5

4

3

2

1

0

Symbol

Reset

Access

FI[7:0]

1

0

1

R/W

[1] The reserved bits should always be written with the reset value.

Table 69: HcFmInterval - Host Controller Frame Interval register bit description

Address: Value read from func0 or func1 of address 10h + 34h

Bit

Symbol

Description

31

FIT

FrameIntervalToggle: The HCD toggles this bit whenever it loads a

new value to FrameInterval.

30 to 16

FSMPS[14:0] FSLargestDataPacket: This ﬁeld speciﬁes the value that is loaded

into the largest data packet counter at the beginning of each frame.

The counter value represents the largest amount of data in bits that

can be sent or received by the Host Controller in a single transaction at

any given time, without causing a scheduling overrun. The ﬁeld value

is calculated by the HCD.

15 to 14

13 to 0

reserved

FI[13:0]

-

FrameInterval: This speciﬁes the interval between two consecutive

SOFs in bit times. The nominal value is set to 11,999. The HCD should

store the current value of this ﬁeld before resetting the Host Controller

to reset this ﬁeld to its nominal value. The HCD can then restore the

stored value on completing the reset sequence.

11.1.15 HcFmRemaining register

This register is a 14-bit down counter showing the bit time remaining in the current frame.

Table 70 contains the bit allocation of this register.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

50 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 70: HcFmRemaining - Host Controller Frame Remaining register bit allocation

Address: Value read from func0 or func1 of address 10h + 38h

Bit

31

FRT

0

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

19

R/W

18

R/W

17

R/W

16

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

FR[13:8]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

FR[7:0]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 71: HcFmRemaining - Host Controller Frame Remaining register bit description

Address: Value read from func0 or func1 of address 10h + 38h

Bit

Symbol

Description

31

FRT

FrameRemainingToggle: This bit is loaded from FIT (bit 31 of

HcFmInterval) whenever FR[13:0] reaches 0. This bit is used by the HCD

for the synchronization between FI[13:0] (bits 13 to 0 of HcFmInterval) and

FR[13:0].

30 to 14 reserved

13 to 0

-

FR[13:0] FrameRemaining: This counter is decremented at each bit time. When it

reaches 0, it is reset by loading the FI[13:0] value speciﬁed in HcFmInterval

at the next bit time boundary. When entering the USBOPERATIONAL state,

the Host Controller reloads the content with FI[13:0] of HcFmInterval and

uses the updated value from the next SOF.

11.1.16 HcFmNumber register

This register is a 16-bit counter, and the bit allocation is given in Table 72. It provides a

timing reference among events happening in the Host Controller and the HCD. The HCD

may use the 16-bit value speciﬁed in this register and generate a 32-bit frame number,

without requiring frequent access to the register.

Table 72: HcFmNumber - Host Controller Frame Number register bit allocation

Address: Value read from func0 or func1 of address 10h + 3Ch

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

reserved^[1]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

51 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

11

R/W

10

12

Symbol

Reset

Access

Bit

reserved^[1]

FN[13:8]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

FN[7:0]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 73: HcFmNumber - Host Controller Frame Number register bit description

Address: Value read from func0 or func1 of address 10h + 3Ch

Bit

Symbol

reserved

FN[13:0]

Description

31 to 14

13 to 0

-

FrameNumber: Incremented when HcFmRemaining is reloaded. It

must be rolled over to 0h after FFFFh. Automatically incremented

when entering the USBOPERATIONAL state. The content is written to

HCCA after the Host Controller has incremented FrameNumber at

each frame boundary and sent an SOF but before the Host Controller

reads the ﬁrst ED in that frame. After writing to HCCA, the Host

Controller sets SF (bit 2 in HcInterruptStatus).

11.1.17 HcPeriodicStart register

This register has a 14-bit programmable value that determines when is the earliest time

for the Host Controller to start processing the periodic list. For bit allocation, see Table 74.

Table 74: HcPeriodicStart - Host Controller Periodic Start register bit allocation

Address: Value read from func0 or func1 of address 10h + 40h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

reserved^[1]

P_S[13:8]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

52 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

7

6

5

4

3

2

1

0

Symbol

Reset

Access

P_S[7:0]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 75: HcPeriodicStart - Host Controller Periodic Start register bit description

Address: Value read from func0 or func1 of address 10h + 40h

Bit

Symbol

Description

31 to 14

13 to 0

reserved

-

P_S[13:0] PeriodicStart: After a hardware reset, this ﬁeld is cleared. It is then set

by the HCD during the Host Controller initialization. The value is roughly

calculated as 10 % of HcFmInterval. A typical value is 3E67h. When

HcFmRemaining reaches the value speciﬁed, processing of the periodic

lists have priority over control or bulk processing. The Host Controller,

therefore, starts processing the interrupt list after completing the current

control or bulk transaction that is in progress.

11.1.18 HcLSThreshold register

This register contains an 11-bit value used by the Host Controller to determine whether to

commit to the transfer of a maximum of 8 B low-speed packet before EOF. Neither the

Host Controller nor the HCD can change this value. For bit allocation, see Table 76.

Table 76: HcLSThreshold - Host Controller LS Threshold register bit allocation

Address: Value read from func0 or func1 of address 10h + 44h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

LST[11:8]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

1

R/W

2

1

R/W

1

0

R/W

0

Symbol

Reset

Access

LST[7:0]

0

1

0

1

0

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

53 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 77: HcLSThreshold - Host Controller LS Threshold register bit description

Address: Value read from func0 or func1 of address 10h + 44h

Bit

31 to 12 reserved

11 to 0

Symbol

Description

-

LST[11:0] LSThreshold: This ﬁeld contains a value that is compared to the FR[13:0]

ﬁeld, before initiating a low-speed transaction. The transaction is started

only if FR ≥ this ﬁeld. The value is calculated by the HCD, considering the

transmission and setup overhead.

11.1.19 HcRhDescriptorA register

This register is the ﬁrst of two registers describing the characteristics of the Root Hub.

Reset values are implementation-speciﬁc.

Table 78 contains the bit allocation of the HcRhDescriptorA register.

Table 78: HcRhDescriptorA - Host Controller Root Hub Descriptor A register bit allocation

Address: Value read from func0 or func1 of address 10h + 48h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

POTPGT[7:0]

1

R/W

23

R/W

22

R/W

21

R/W

20

R/W

19

R/W

18

R/W

17

R/W

16

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

12

0

R/W

11

0

R/W

10

DT

0

R/W

9

0

R/W

8

R/W

15

R/W

13

14

Symbol

Reset

Access

Bit

reserved^[1]

NOCP

0

OCPM

1

NPS

0

PSM

1

0

R/W

7

0

R/W

6

0

R/W

5

R/W

4

R/W

3

R

R/W

1

R/W

0

2

Symbol

Reset

Access

NDP[7:0]

0

1

R

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

54 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 79: HcRhDescriptorA - Host Controller Root Hub Descriptor A register bit

description

Address: Value read from func0 or func1 of address 10h + 48h

Bit

Symbol

Description

31 to 24 POTPGT PowerOnToPowerGoodTime: This byte speciﬁes the duration the HCD

[7:0]

must wait before accessing a powered-on port of the Root Hub. It is

implementation-speciﬁc. The unit of time is 2 ms. The duration is calculated

as POTPGT x 2 ms.

23 to 13 reserved

-

12

NOCP

NoOverCurrentProtection: This bit describes how the overcurrent status

for Root Hub ports are reported. When this bit is cleared, the OCPM bit

speciﬁes global or per-port reporting.

0 — Overcurrent status is collectively reported for all downstream ports

1 — No overcurrent protection supported.

11

OCPM

OverCurrentProtectionMode: This bit describes how the overcurrent

status for Root Hub ports are reported. At reset, this ﬁelds reﬂects the same

mode as PowerSwitchingMode. This ﬁeld is valid only if the NOCP bit is

cleared.

0 — Overcurrent status is collectively reported for all downstream ports

1 — Overcurrent status is reported on a per-port basis.

10

9

DT

DeviceType: This bit speciﬁes that the Root Hub is not a compound device.

The Root Hub is not permitted to be a compound device. This ﬁeld should

always read logic 0.

NPS

NoPowerSwitching: This bit is used to specify whether power switching is

supported or ports are always powered. It is implementation-speciﬁc. When

this bit is cleared, the PSM bit speciﬁes global or per-port switching.

0 — Ports are power switched

1 — Ports are always powered on when the Host Controller is powered on.

8

PSM

PowerSwitchingMode: This bit is used to specify how the power switching

of Root Hub ports is controlled. It is implementation-speciﬁc. This ﬁeld is

only valid if the NPS ﬁeld is cleared.

0 — All ports are powered at the same time

1 — Each port is individually powered. This mode allows port power to be

controlled by either the global switch or per-port switching. If the PPCM

(PortPowerControlMask) bit is set, the port responds only to port power

commands (Set/ClearPortPower). If the port mask is cleared, then the port

is controlled only by the global power switch (Set/ClearGlobalPower).

7 to 0

NDP[7:0] NumberDownstreamPorts: These bits specify the number of downstream

ports supported by the Root Hub. It is implementation-speciﬁc. The

minimum number of ports is 1. The maximum number of ports supported by

OHCI is 15.

11.1.20 HcRhDescriptorB register

The HcRhDescriptorB register is the second of two registers describing the characteristics

of the Root Hub. The bit allocation is given in Table 80. These ﬁelds are written during

initialization to correspond to the system implementation. Reset values are

implementation-speciﬁc.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

55 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 80: HcRhDescriptorB - Host Controller Root Hub Descriptor B register bit allocation

Address: Value read from func0 or func1 of address 10h + 4Ch

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

PPCM[15:0]

0

R

0

R/W

23

R/W

22

R/W

21

R/W

20

R/W

18

R/W

17

R/W

16

19

Symbol

Reset

Access

Bit

PPCM[7:0]

0

1

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

DR[15:8]

DR[7:0]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

0

R/W

Table 81: HcRhDescriptorB - Host Controller Root Hub Descriptor B register bit

description

Address: Value read from func0 or func1 of address 10h + 4Ch

Bit

Symbol Description

31 to 16 PPCM

[15:0]

PortPowerControlMask: Each bit indicates whether a port is affected by a

global power control command when PowerSwitchingMode is set. When set,

only the power state of the port is affected by per-port power control

(Set/ClearPortPower). When cleared, the port is controlled by the global

power switch (Set/ClearGlobalPower). If the device is conﬁgured to global

switching mode (PowerSwitchingMode = 0), this ﬁeld is not valid.

Bit 0 — Reserved

Bit 1 — Ganged-power mask on port 1

Bit 2 — Ganged-power mask on port 2.

15 to 0 DR

[15:0]

DeviceRemovable: Each bit is dedicated to a port of the Root Hub. When

cleared, the attached device is removable. When set, the attached device is

not removable.

Bit 0 — Reserved

Bit 1 — Device attached to port 1

Bit 2 — Device attached to port 2.

11.1.21 HcRhStatus register

This register is divided into two parts. The lower word of a DWord represents the Hub

Status ﬁeld, and the upper word represents the Hub Status Change ﬁeld. Reserved bits

should always be written as logic 0. Table 82 shows the bit allocation of the register.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

56 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 82: HcRhStatus - Host Controller Root Hub Status register bit allocation

Address: Value read from func0 or func1 of address 10h + 50h

Bit

31

CRWE

0

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

17

0

R/W

16

R/W

23

R/W

22

R/W

21

R/W

20

R/W

19

R/W

18

Symbol

Reset

Access

Bit

reserved^[1]

CCIC

0

LPSC

0

R/W

15

0

R/W

14

R/W

13

R/W

12

R/W

10

R/W

9

R/W

8

11

Symbol

Reset

Access

Bit

DRWE

0

reserved^[1]

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

R/W

7

Symbol

Reset

Access

reserved^[1]

OCI

0

LPS

0

R/W

R

RW

[1] The reserved bits should always be written with the reset value.

Table 83: HcRhStatus - Host Controller Root Hub Status register bit description

Address: Value read from func0 or func1 of address 10h + 50h

Bit

Symbol

Description

31

CRWE

On write—ClearRemoteWakeupEnable:

0 — No effect

1 — Clears DRWE (DeviceRemoteWakeupEnable).

30 to 18 reserved

-

17

CCIC

OverCurrentIndicatorChange: This bit is set by hardware when a change

has occurred to the OCI bit of this register.

0 — No effect

1 — The HCD clears this bit.

16

LPSC

On read—LocalPowerStatusChange: The Root Hub does not support the

local power status feature. Therefore, this bit is always logic 0.

On write—SetGlobalPower: In global power mode

(PowerSwitchingMode = 0), logic 1 is written to this bit to turn on power to

all ports (clear PortPowerStatus). In per-port power mode, it sets

PortPowerStatus only on ports whose PortPowerControlMask bit is not set.

Writing logic 0 has no effect.

15

DRWE

On read—DeviceRemoteWakeupEnable: This bit enables

bit ConnectStatusChange (CSC) as a resume event, causing a state

transition from USBSUSPEND to USBRESUME and setting the

ResumeDetected interrupt.

0 — CSC is not a remote wake-up event

1 — CSC is a remote wake-up event.

On write—SetRemoteWakeupEnable: Writing logic 1 sets DRWE

(DeviceRemoteWakeupEnable). Writing logic 0 has no effect.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

57 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 83: HcRhStatus - Host Controller Root Hub Status register bit description…continued

Address: Value read from func0 or func1 of address 10h + 50h

Bit

Symbol

Description

14 to 2 reserved

-

1

0

OCI

LPS

OverCurrentIndicator: This bit reports overcurrent conditions when global

reporting is implemented. When set, an overcurrent condition exists. When

cleared, all power operations are normal. If the per-port overcurrent

protection is implemented, this bit is always logic 0.

On read—LocalPowerStatus: The Root Hub does not support the local

power status feature. Therefore, this bit is always read as logic 0.

On write—ClearGlobalPower: In global power mode

(PowerSwitchingMode = 0), logic 1 is written to this bit to turn off power to

all ports (clear PortPowerStatus). In per-port power mode, it clears

PortPowerStatus only on ports whose PortPowerControlMask bit is not set.

Writing logic 0 has no effect.

11.1.22 HcRhPortStatus[4:1] register

The HcRhPortStatus[4:1] register is used to control and report port events on a per-port

basis. NumberDownstreamPorts represents the number of HcRhPortStatus registers that

are implemented in hardware. The lower word reﬂects the port status. The upper word

reﬂects the status change bits. Some status bits are implemented with special write

behavior. If a transaction—token through handshake—is in progress when a write to

change port status occurs, the resulting port status change is postponed until the

transaction completes. Always write logic 0 to the reserved bits. The bit allocation of the

register is given in Table 84.

Table 84: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit allocation

Address: Value read from func0 or func1 of address 10h + 54h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

19

0

R/W

18

0

R/W

17

0

R/W

16

R/W

23

R/W

21

R/W

20

22

Symbol

Reset

Access

Bit

reserved^[1]

PRSC

0

OCIC

0

PSSC

0

PESC

0

CSC

0

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

R/W

9

R/W

8

Symbol

Reset

Access

Bit

reserved^[1]

LSDA

0

PPS

0

R/W

7

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

R/W

1

R/W

0

6

reserved^[1]

0

Symbol

Reset

Access

PRS

0

POCI

0

PSS

0

PES

0

CCS

0

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

58 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 85: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit

description

Address: Value read from func0 or func1 of address 10h + 54h

Bit

Symbol

Description

31 to 21 reserved

-

20

19

PRSC

OCIC

PortResetStatusChange: This bit is set at the end of the 10 ms port reset

signal. The HCD can write logic 1 to clear this bit. Writing logic 0 has no

effect.

0 — Port reset is not complete

1 — Port reset is complete.

PortOverCurrentIndicatorChange: This bit is valid only if overcurrent

conditions are reported on a per-port basis. This bit is set when the Root

Hub changes the POCI (PortOverCurrentIndicator) bit. The HCD can write

logic 1 to clear this bit. Writing logic 0 has no effect.

0 — No change in POCI

1 — POCI has changed.

18

PSSC

PortSuspendStatusChange: This bit is set when the resume sequence is

completed. This sequence includes the 20 ms resume pulse, LS EOP and

3 ms resynchronization delay. The HCD can write logic 1 to clear this bit.

Writing logic 0 has no effect. This bit is also cleared when

ResetStatusChange is set.

0 — Resume is not completed

1 — Resume is completed.

17

16

PESC

CSC

PortEnableStatusChange: This bit is set when hardware events cause the

PES (PortEnableStatus) bit to be cleared. Changes from the HCD writes do

not set this bit. The HCD can write logic 1 to clear this bit. Writing logic 0

has no effect.

0 — No change in PES

1 — Change in PES.

ConnectStatusChange: This bit is set whenever a connect or disconnect

event occurs. The HCD can write logic 1 to clear this bit. Writing logic 0 has

no effect. If CCS (Current Connect Status) is cleared when a SetPortReset,

SetPortEnable or SetPortSuspend write occurs, this bit is set to force the

driver to re-evaluate the connection status because these writes should not

occur if the port is disconnected.

0 — No change in CCS

1 — Change in CCS.

Remark: If the DeviceRemovable[NDP] bit is set, this bit is set only after a

Root Hub reset to inform the system that the device is attached.

15 to 10 reserved

LSDA

-

9

On read—LowSpeedDeviceAttached: This bit indicates the speed of the

device attached to this port. When set, a low-speed device is attached to

this port. When cleared, a full-speed device is attached to this port. This

ﬁeld is valid only when CCS is set.

0 — Port is not suspended

1 — Port is suspended.

On write—ClearPortPower: The HCD can clear the PPS

(PortPowerStatus) bit by writing logic 1 to this bit. Writing logic 0 has no

effect.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

59 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 85: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit

description…continued

Address: Value read from func0 or func1 of address 10h + 54h

Bit

Symbol

Description

8

PPS

On read—PortPowerStatus: This bit reﬂects the port power status,

regardless of the type of power switching implemented. This bit is cleared if

an overcurrent condition is detected. The HCD can set this bit by writing

SetPortPower or SetGlobalPower. The HCD can clear this bit by writing

ClearPortPower or ClearGlobalPower. PowerSwitchingMode and

PortPowerControlMask[NDP] determine which power control switches are

enabled. In global switching mode (PowerSwitchingMode = 0), only

Set/ClearGlobalPower controls this bit. In the per-port power switching

(PowerSwitchingMode = 1), if the PortPowerControlMask[NDP] bit for the

port is set, only Set/ClearPortPower commands are enabled. If the mask is

not set, only Set/ClearGlobalPower commands are enabled.

When port power is disabled, bits CCS (CurrentConnectStatus), PES

(PortEnableStatus), PSS (PortSuspendStatus) and PRS (PortResetStatus)

should be reset.

0 — Port power is off

1 — Port power is on.

On write—SetPortPower: The HCD can write logic 1 to set the PPS

(PortPowerStatus) bit. Writing logic 0 has no effect.

Remark: This bit always reads logic 1 if power switching is not supported.

7 to 5

4

reserved

PRS

-

On read—PortResetStatus: When this bit is set by a write to SetPortReset,

port reset signaling is asserted. When reset is completed and PRSC is set,

this bit is cleared.

0 — Port reset signal is inactive

1 — Port reset signal is active.

On write—SetPortReset: The HCD can set the port reset signaling by

writing logic 1 to this bit. Writing logic 0 has no effect. If CCS is cleared, this

write does not set PRS (PortResetStatus) but instead sets CCS. This

informs the driver that it attempted to reset a disconnected port.

3

POCI

On read—PortOverCurrentIndicator: This bit is valid only when the Root

Hub is conﬁgured to show overcurrent conditions are reported on a per-port

basis. If the per-port overcurrent reporting is not supported, this bit is set to

logic 0. If cleared, all power operations are normal for this port. If set, an

overcurrent condition exists on this port.

0 — No overcurrent condition

1 — Overcurrent condition detected.

On write—ClearSuspendStatus: The HCD can write logic 1 to initiate a

resume. Writing logic 0 has no effect. A resume is initiated only if PSS

(PortSuspendStatus) is set.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

60 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 85: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit

description…continued

Address: Value read from func0 or func1 of address 10h + 54h

Bit

Symbol

Description

2

PSS

On read—PortSuspendStatus: This bit indicates whether the port is

suspended or is in the resume sequence. It is set by a SetSuspendState

write and cleared when PSSC (PortSuspendStatusChange) is set at the

end of the resume interval. This bit is not set if CCS

(CurrentConnectStatus) is cleared. This bit is also cleared when PRSC is

set at the end of the port reset or when the Host Controller is placed in the

USBRESUME state. If an upstream resume is in progress, it will propagate

to the Host Controller.

0 — Port is not suspended

1 — Port is suspended.

On write—SetPortSuspend: The HCD can set the PSS

(PortSuspendStatus) bit by writing logic 1 to this bit. Writing logic 0 has no

effect. If CCS is cleared, this write does not set PSS; instead it sets CSS.

This informs the driver that it attempted to suspend a disconnected port.

1

PES

On read—PortEnableStatus: This bit indicates whether the port is enabled

or disabled. The Root Hub may clear this bit when an overcurrent condition,

disconnect event, switched-off power or operational bus error is detected.

This change also causes PortEnabledStatusChange to be set. The HCD

can set this bit by writing SetPortEnable and clear it by writing

ClearPortEnable. This bit cannot be set when CCS (CurrentConnectStatus)

is cleared. This bit is also set on completing a port reset when

ResetStatusChange is set or on completing a port suspend when

SuspendStatusChange is set.

0 — Port is disabled

1 — Port is enabled.

On write—SetPortEnable: The HCD can set PES (PortEnableStatus) by

writing logic 1. Writing logic 0 has no effect. If CCS is cleared, this write

does not set PES, but instead sets CSC (ConnectStatusChange). This

informs the driver that it attempted to enable a disconnected port.

0

CCS

On read—CurrentConnectStatus: This bit reﬂects the current state of the

downstream port.

0 — No device connected

1 — Device connected.

On write—ClearPortEnable: The HCD can write logic 1 to this bit to clear

the PES (PortEnableStatus) bit. Writing logic 0 has no effect. The CCS bit is

not affected by any write.

Remark: This bit always reads logic 1 when the attached device is

nonremovable (DeviceRemovable[NDP]).

11.2 EHCI controller capability registers

Other than the OHCI Host Controller, there are some registers in EHCI that deﬁne the

capability of EHCI. The address range of these registers is located before the operational

registers.

11.2.1 CAPLENGTH/HCIVERSION register

The bit allocation of this 4 B register is given in Table 86.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

61 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 86: CAPLENGTH/HCIVERSION - Capability Registers Length/Host Controller Interface Version Number

register bit allocation

Address: Value read from func2 of address 10h + 00h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

HCIVERSION[15:8]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

1

R

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

HCIVERSION[7:0]

0

R

0

R

0

R

0

R

0

R

0

R

0

R

9

0

R

8

15

14

13

12

11

10

Symbol

Reset

Access

Bit

reserved

0

R

7

0

R

6

0

R

5

0

R

4

0

R

3

0

R

2

0

R

1

0

R

0

Symbol

Reset

Access

CAPLENGTH[7:0]

0

1

0

R

Table 87: CAPLENGTH/HCIVERSION - Capability Registers Length/Host Controller

Interface Version Number register bit description

Address: Value read from func2 of address 10h + 00h

Bit

Symbol

Description

31 to 16 HCIVERSION Host Controller Interface Version Number: This ﬁeld contains a BCD

[15:0]

encoded version number of the interface to which the Host Controller

interface conforms.

15 to 8 reserved

-

7 to 0

CAPLENGTH Capability Register Length: This is used as an offset. It is added to

[7:0] the register base to ﬁnd the beginning of the operational register space.

11.2.2 HCSPARAMS register

The Host Controller Structural Parameters (HCSPARAMS) register is a set of ﬁelds that

are structural parameters. The bit allocation is given in Table 88.

Table 88: HCSPARAMS - Host Controller Structural Parameters register bit allocation

Address: Value read from func2 of address 10h + 04h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved

0

R

0

R

0

R

0

R

0

R

0

R

0

R

0

R

23

22

21

20

19

18

17

16

Symbol

Reset

Access

0

R

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

62 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

15

14

13

12

11

10

N_PCC[3:0]

9

8

Symbol

Reset

Access

Bit

N_CC[3:0]

reserved

0

R

0

R

6

1

R

5

0

R

0

R

3

0

R

2

0

R

1

R

0

7

4

Symbol

Reset

Access

PRR

1

PPC

1

N_PORTS[3:0]

0

1

0

R

Table 89: HCSPARAMS - Host Controller Structural Parameters register bit description

Address: Value read from func2 of address 10h + 04h

Bit

Symbol

Description

31 to 16

15 to 12

reserved

-

N_CC

[3:0]

Number of Companion Controller: This ﬁeld indicates the number of

companion controllers associated with this Hi-Speed USB Host

Controller. A value of zero in this ﬁeld indicates there are no companion

Host Controllers. Port-ownership hand-off is not supported. Only

high-speed devices are supported on the Host Controller root ports. A

value larger than zero in this ﬁeld indicates there are companion Original

USB Host Controller(s). Port-ownership hand-offs are supported.

11 to 8

N_PCC

[3:0]

Number of Ports per Companion Controller: This ﬁeld indicates the

number of ports supported per companion Host Controller. It is used to

indicate the port routing conﬁguration to the system software. For

example, if N_PORTS has a value of 6 and N_CC has a value of 2, then

N_PCC can have a value of 3. The convention is that the ﬁrst N_PCC

ports are assumed to be routed to companion controller 1, the next

N_PCC ports to companion controller 2, and so on. In the previous

example, N_PCC could have been 4, in which case the ﬁrst four are

routed to companion controller 1 and the last two are routed to

companion controller 2.

The number in this ﬁeld must be consistent with N_PORTS and N_CC.

7

PRR

Port Routing Rules: This ﬁeld indicates the method used to map ports

to companion controllers.

0 — The ﬁrst N_PCC ports are routed to the lowest numbered function

companion Host Controller, the next N_PCC ports are routed to the next

lowest function companion controller, and so on.

1 — The port routing is explicitly enumerated by the ﬁrst N_PORTS

elements of the HCSP-PORTROUTE array.

6 to 5

4

reserved

PPC

-

Port Power Control: This ﬁeld indicates whether the Host Controller

implementation includes port power control. Logic 1 indicates the port

has port power switches. Logic 0 indicates the port does not have port

power switches. The value of this ﬁeld affects the functionality of the Port

Power ﬁeld in each port status and control register.

3 to 0

N_PORTS N_Ports: This ﬁeld speciﬁes the number of physical downstream ports

[3:0]

implemented on this Host Controller. The value in this ﬁeld determines

how many port registers are addressable in the operational register

space. Logic 0 in this ﬁeld is undeﬁned.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

63 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.2.3 HCCPARAMS register

The Host Controller Capability Parameters (HCCPARAMS) register is a 4 B register, and

the bit allocation is given in Table 90.

Table 90: HCCPARAMS - Host Controller Capability Parameters register bit allocation

Address: Value read from func2 of address 10h + 08h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved

0

R

0

R

0

R

0

R

0

R

0

R

0

R

0

R

23

22

21

20

19

18

17

16

Symbol

Reset

Access

Bit

0

R

0

R

0

R

0

R

0

R

0

R

0

R

9

0

R

8

15

14

13

12

11

10

Symbol

Reset

Access

Bit

0

R

7

0

R

6

0

R

5

0

R

4

0

R

3

0

R

2

0

R

0

R

1

0

Symbol

Reset

Access

IST[3:0]

reserved

PFLF

1

64AC

0

1

0

R

Table 91: HCCPARAMS - Host Controller Capability Parameters register bit description

Address: Value read from func2 of address 10h + 08h

Bit

Symbol Description

31 to 8 reserved

-

7 to 4

IST[3:0] Isochronous Scheduling Threshold: Default = implementation dependent.

This ﬁeld indicates—relative to the current position of the executing Host

Controller—where software can reliably update the isochronous schedule.

When IST[3] is logic 0, the value of the least signiﬁcant three bits indicates

the number of micro frames a Host Controller can hold a set of isochronous

data structures—one or more—before ﬂushing the state. When IST[3] is

logic 1, the host software assumes the Host Controller may cache an

isochronous data structure for an entire frame.

3 to 2

1

reserved

PFLF

-

Programmable Frame List Flag: Default = implementation dependent. If

this bit is cleared, the system software must use a frame list length of

1024 elements with the Host Controller. The USBCMD register FLS[1:0]

(bits 3 and 2) is read-only and should be cleared. If PFLF is set, the system

software can specify and use a smaller frame list and conﬁgure the host

through the FLS bit. The frame list must always be aligned on a 4 kB page

boundary to ensure that the frame list is always physically contiguous.

0

64AC

64-bit Addressing Capability: This ﬁeld contains the addressing range

capability.

0 — Data structures using 32-bit address memory pointers

1 — Data structures using 64-bit address memory pointers.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

64 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.2.4 HCSP-PORTROUTE register

The HCSP-PORTROUTE (Companion Port Route Description) register is an optional

read-only ﬁeld that is valid only if PRR (bit 7 in the HCSPARAMS register) is logic 1. Its

address is value read from func2 of address 10h + 0Ch.

This ﬁeld is a 15-element nibble array—each 4 bits is one array element. Each array

location corresponds one-to-one with a physical port provided by the Host Controller. For

example, PORTROUTE[0] corresponds to the ﬁrst PORTSC port, PORTROUTE[1] to the

second PORTSC port, and so on. The value of each element indicates to which of the

companion Host Controllers this port is routed. Only the ﬁrst N_PORTS elements have

valid information. A value of zero indicates that the port is routed to the lowest numbered

function companion Host Controller. A value of one indicates that the port is routed to the

next lowest numbered function companion Host Controller, and so on.

11.3 Operational registers of Enhanced USB Host Controller

11.3.1 USBCMD register

The USB Command (USBCMD) register indicates the command to be executed by the

serial Host Controller. Writing to this register causes a command to be executed. Table 92

shows the bit allocation.

Table 92: USBCMD - USB Command register bit allocation

Address: Value read from func2 of address 10h + 20h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

ITC[7:0]

0

1

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

7

0

R/W

6

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

R/W

5

R/W

4

Symbol

LHCR

IAAD

ASE

PSE

FLS[1:0]

HC

RS

RESET

Reset

0

Access

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

65 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 93: USBCMD - USB Command register bit description

Address: Value read from func2 of address 10h + 20h

Bit

Symbol

Description

31 to 24 reserved

23 to 16 ITC[7:0]

-

Interrupt Threshold Control: Default = 08h. This ﬁeld is used by the

system software to select the maximum rate at which the Host Controller

will issue interrupts. If software writes an invalid value to this register, the

results are undeﬁned. Valid values are:

00h — reserved

01h — 1 micro frame

02h — 2 micro frames

04h — 4 micro frames

08h — 8 micro frames (equals 1 ms)

10h — 16 micro frames (equals 2 ms)

20h — 32 micro frames (equals 4 ms)

40h — 64 micro frames (equals 8 ms).

Software modiﬁcations to this ﬁeld while HCH (bit 12) in the USBSTS

register is zero results in undeﬁned behavior.

15 to 8

7

reserved

LHCR

-

Light Host Controller Reset: This control bit is not required. It allows the

driver software to reset the EHCI controller, without affecting the state of

the ports or the relationship to the companion Host Controllers. If not

implemented, a read of this ﬁeld will always return zero. If implemented, on

read:

0 — Indicates that the Light Host Controller Reset has completed and it is

ready for the host software to reinitialize the Host Controller

1 — Indicates that the Light Host Controller Reset has not yet completed.

6

IAAD

Interrupt on Asynchronous Advance Doorbell: This bit is used as a

doorbell by software to notify the Host Controller to issue an interrupt the

next time it advances the asynchronous schedule. Software must write

logic 1 to this bit to ring the doorbell. When the Host Controller has evicted

all appropriate cached schedule states, it sets IAA (bit 5 in the USBSTS

register). If IAAE (bit 5 in the USBINTR register) is logic 1, then the Host

Controller will assert an interrupt at the next interrupt threshold. The Host

Controller sets this bit to logic 0 after it sets IAA. Software should not set

this bit when the asynchronous schedule is inactive because this results in

an undeﬁned value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

66 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 93: USBCMD - USB Command register bit description…continued

Address: Value read from func2 of address 10h + 20h

Bit

Symbol

Description

5

ASE

Asynchronous Schedule Enable: Default = 0. This bit controls whether

the Host Controller skips processing the asynchronous schedule.

0 — Do not process the asynchronous schedule

1 — Use the ASYNCLISTADDR register to access the asynchronous

schedule.

4

PSE

Periodic Schedule Enable: Default = 0. This bit controls whether the

Host Controller skips processing the periodic schedule.

0 — Do not process the periodic schedule

1 — Use the PERIODICLISTBASE register to access the periodic

schedule.

3 to 2

FLS[1:0]

Frame List Size: Default = 00b. This ﬁeld is read and write only if PFLF

(bit 1) in the HCCPARAMS register is set to logic 1. This ﬁeld speciﬁes the

size of the frame list. The size the frame list controls which bits in the

Frame Index register should be used for the frame list current index.

00b — 1024 elements (4096 B)

01b — 512 elements (2048 B)

10b — 256 elements (1024 B) for small environments

11b — reserved.

1

HCRESET Host Controller Reset: This control bit is used by the software to reset

the Host Controller. The effects of this on Root Hub registers are similar to

a chip hardware reset. Setting this bit causes the Host Controller to reset

its internal pipelines, timers, counters, state machines, and so on, to their

initial values. Any transaction currently in progress on USB is immediately

terminated. A USB reset is not driven on downstream ports. This reset

does not affect the PCI Conﬁguration registers. All operational registers,

including port registers and port state machines, are set to their initial

values. Port ownership reverts to the companion Host Controller(s). The

software must reinitialize the Host Controller to return it to an operational

state. This bit is cleared by the Host Controller when the reset process is

complete. Software cannot terminate the reset process early by writing

logic 0 to this register. Software should check that bit HCH is logic 0 before

setting this bit. Attempting to reset an actively running Host Controller

results in undeﬁned behavior.

0

RS

Run/Stop: 1 = Run. 0 = Stop. When set, the Host Controller executes the

schedule. The Host Controller continues execution as long as this bit is

set. When this bit is cleared, the Host Controller completes the current and

active transactions in the USB pipeline, and then halts. Bit HCH indicates

when the Host Controller has ﬁnished the transaction and has entered the

stopped state. Software should check that the HCH bit is logic 1, before

setting this bit.

11.3.2 USBSTS register

The USB Status (USBSTS) register indicates pending interrupts and various states of the

Host Controller. The status resulting from a transaction on the serial bus is not indicated in

this register. Software clears the register bits by writing ones to them. The bit allocation is

given in Table 94.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

67 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 94: USBSTS - USB Status register bit allocation

Address: Value read from func2 of address 10h + 24h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

15

ASS

0

R/W

13

0

R/W

12

0

R/W

9

0

R/W

8

R/W

11

R/W

10

14

Symbol

Reset

Access

Bit

PSSTAT

RECL

0

HCH

1

reserved^[1]

0

R

6

0

R/W

1

0

R/W

0

R

R/W

3

R/W

2

7

5

4

Symbol

reserved^[1]

IAA

HSE

FLR

PCD

USB

USBINT

ERRINT

Reset

0

Access

R/W

R

R/W

[1] The reserved bits should always be written with the reset value.

Table 95: USBSTS - USB Status register bit description

Address: Value read from func2 of address 10h + 24h

Bit

Symbol

reserved

ASS

Description

31 to 16

15

-

Asynchronous Schedule Status: Default = 0. The bit reports the

current real status of the asynchronous schedule. If this bit is logic 0,

the status of the asynchronous schedule is disabled. If this bit is logic 1,

the status of the asynchronous schedule is enabled. The Host

Controller is not required to immediately disable or enable the

asynchronous schedule when software changes ASE (bit 5 in the

USBCMD register). When this bit and the ASE bit have the same value,

the asynchronous schedule is either enabled (1) or disabled (0).

14

PSSTAT

Periodic Schedule Status: Default = 0. This bit reports the current

status of the periodic schedule. If this bit is logic 0, the status of the

periodic schedule is disabled. If this bit is logic 1, the status of the

periodic schedule is enabled. The Host Controller is not required to

immediately disable or enable the periodic schedule when software

changes PSE (bit 4) in the USBCMD register. When this bit and the

PSE bit have the same value, the periodic schedule is either enabled (1)

or disabled (0).

13

12

RECL

HCH

Reclamation: Default = 0. This is a read-only status bit that is used to

detect an empty asynchronous schedule.

HCHalted: Default = 1. This bit is logic 0 when RS (bit 0) in the

USBCMD register is logic 1. The Host Controller sets this bit to logic 1

after it has stopped executing because the RS bit is set to logic 0, either

by software or by the Host Controller hardware. For example, on an

internal error.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

68 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 95: USBSTS - USB Status register bit description…continued

Address: Value read from func2 of address 10h + 24h

Bit

Symbol

reserved

IAA

Description

11 to 6

5

-

Interrupt on Asynchronous Advance: Default = 0. The system

software can force the Host Controller to issue an interrupt the next time

the Host Controller advances the asynchronous schedule by writing

logic 1 to IAAD (bit 6) in the USBCMD register. This status bit indicates

the assertion of that interrupt source.

4

3

HSE

FLR

Host System Error: The Host Controller sets this bit when a serious

error occurs during a host system access, involving the Host Controller

module. In a PCI system, conditions that set this bit include PCI parity

error, PCI master abort and PCI target abort. When this error occurs,

the Host Controller clears RS (bit 0 in the USBCMD register) to prevent

further execution of the scheduled TDs.

Frame List Rollover: The Host Controller sets this bit to logic 1 when

the frame list index rolls over from its maximum value to zero. The exact

value at which the rollover occurs depends on the frame list size. For

example, if the frame list size—as programmed in FLS (bits 3 to 2) of

the USBCMD register—is 1024, the Frame Index register rolls over

every time bit 13 of the FRINDEX register toggles. Similarly, if the size is

512, the Host Controller sets this bit to logic 1 every time bit 12 of the

FRINDEX register toggles.

2

PCD

Port Change Detect: The Host Controller sets this bit to logic 1 when

any port— where PO (bit 13 of PORTSC) is cleared—changes to

logic 1, or FPR (bit 6 of PORTSC) changes to logic 1 as a result of a J-K

transition detected on a suspended port. This bit is allowed to be

maintained in the auxiliary power well. Alternatively, it is also acceptable

that—on a D3-to-D0 transition of the EHCI Host Controller device—this

bit is loaded with the logical OR of all the PORTSC change bits,

including force port resume, overcurrent change, enable or disable

change, and connect status change.

1

0

USBERR

INT

USB Error Interrupt: The Host Controller sets this bit when an error

condition occurs because of completing a USB transaction. For

example, error counter underﬂow. If the Transfer Descriptor (TD) on

which the error interrupt occurred also had its IOC bit set, both this bit

and the USBINT bit are set. For details, refer to the Enhanced Host

Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0.

USBINT

USB Interrupt: The Host Controller sets this bit on completing a USB

transaction, which results in the retirement of a TD that had its IOC bit

set. The Host Controller also sets this bit when a short packet is

detected, that is, the actual number of bytes received was less than the

expected number of bytes. For details, refer to the Enhanced Host

Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0.

11.3.3 USBINTR register

The USB Interrupt Enable (USBINTR) register enables and disables reporting of the

corresponding interrupt to the software. When a bit is set and the corresponding interrupt

is active, an interrupt is generated to the host. Interrupt sources that are disabled in this

register still appear in USBSTS to allow the software to poll for events. The USBSTS

register bit allocation is given in Table 96.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

69 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 96: USBINTR - USB Interrupt Enable register bit allocation

Address: Value read from func2 of address 10h + 28h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

reserved^[1]

IAAE

HSEE

FLRE

PCIE

USBERR

INTE

USBINTE

Reset

0

Access

R/W

[1] The reserved bits should always be written with the reset value.

Table 97: USBINTR - USB Interrupt Enable register bit description

Address: Value read from func2 of address 10h + 28h

Bit

Symbol

reserved

IAAE

Description

31 to 6

5

-

Interrupt on Asynchronous Advance Enable: When this bit and IAA

(bit 5 in the USBSTS register) are set, the Host Controller issues an

interrupt at the next interrupt threshold. The interrupt is acknowledged by

software clearing bit IAA.

4

3

2

1

HSEE

FLRE

PCIE

USB

Host System Error Enable: When this bit and HSE (bit 4 in the USBSTS

register) are set, the Host Controller issues an interrupt. The interrupt is

acknowledged by software clearing bit HSE.

Frame List Rollover Enable: When this bit and FLR (bit 3 in the

USBSTS register) are set, the Host Controller issues an interrupt. The

interrupt is acknowledged by software clearing bit FLR.

Port Change Interrupt Enable: When this bit and PCD (bit 2 in the

USBSTS register) are set, the Host Controller issues an interrupt. The

interrupt is acknowledged by software clearing bit PCD.

USB Error Interrupt Enable: When this bit and USBERRINT (bit 1 in the

ERRINTE USBSTS register) are set, the Host Controller issues an interrupt at the

next interrupt threshold. The interrupt is acknowledged by software

clearing bit USBERRINT.

0

USBINTE USB Interrupt Enable: When this bit and USBINT (bit 0 in the USBSTS

register) are set, the Host Controller issues an interrupt at the next

interrupt threshold. The interrupt is acknowledged by software clearing

bit USBINT.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

70 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.3.4 FRINDEX register

The Frame Index (FRINDEX) register is used by the Host Controller to index into the

periodic frame list. The register updates every 125 µs—once each micro frame.

Bits N to 3 are used to select a particular entry in the periodic frame list during periodic

schedule execution. The number of bits used for the index depends on the size of the

frame list as set by the system software in FLS[1:0] (bits 3 to 2) of the USBCMD register.

This register must be written as a DWord. Byte writes produce undeﬁned results. This

register cannot be written unless the Host Controller is in the halted state, as indicated by

HCH (bit 12 in the USBSTS register). A write to this register while RS (bit 0 in the

USBCMD register) is set produces undeﬁned results. Writes to this register also affect the

SOF value.

The bit allocation is given in Table 98.

Table 98: FRINDEX - Frame Index register bit allocation

Address: Value read from func2 of address 10h + 2Ch

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

FRINDEX[13:8]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

FRINDEX[7:0]

0

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

71 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 99: FRINDEX - Frame Index register bit description

Address: Value read from func2 of address 10h + 2Ch

Bit

31 to 14 reserved

13 to 0

Symbol

Description

-

FRINDEX Frame Index: Bits in this register are used for the frame number in the SOF

[13:0]

packet and as the index into the frame list. The value in this register

increments at the end of each time frame. For example, micro frame. The

bits used for the frame number in the SOF token are taken from bits 13 to 3

of this register. Bits N to 3 are used for the frame list current index. This

means that each location of the frame list is accessed eight times—frames

or micro frames—before moving to the next index.

The following illustrates values of N based on the value of FLS[1:0]

(bits 3 to 2 in the USBCMD register).

FLS[1:0]

00b

Number elements

N

1024

512

12

11

10

-

01b

10b

256

11b

reserved

11.3.5 PERIODICLISTBASE register

The Periodic Frame List Base Address (PERIODLISTBASE) register contains the

beginning address of the periodic frame list in the system memory. If the Host Controller is

in 64-bit mode—as indicated by logic 1 in 64AC (bit 0 of the HCCSPARAMS register)—the

most signiﬁcant 32 bits of every control data structure address comes from the

CTRLDSSEGMENT register. The system software loads this register before starting the

schedule execution by the Host Controller. The memory structure referenced by this

physical memory pointer is assumed as 4 kB aligned. The contents of this register are

combined with the FRINDEX register to enable the Host Controller to step through the

periodic frame list in sequence.

The bit allocation is given in Table 100.

Table 100: PERIODICLISTBASE - Periodic Frame List Base Address register bit allocation

Address: Value read from func2 of address 10h + 34h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

BA[19:12]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

BA[11:4]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

BA[3:0]

reserved^[1]

0

R/W

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

72 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Bit

7

6

5

4

3

2

1

0

Symbol

Reset

Access

reserved^[1]

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 101: PERIODICLISTBASE - Periodic Frame List Base Address register bit description

Address: Value read from func2 of address 10h + 34h

Bit

Symbol

Description

31 to 12

BA[19:0]

Base Address: These bits correspond to memory address signals

31 to 12, respectively.

11 to 0

reserved

-

11.3.6 ASYNCLISTADDR register

This 32-bit register contains the address of the next asynchronous queue head to be

executed. If the Host Controller is in 64-bit mode—as indicated by logic 1 in 64AC (bit 0 of

the HCCPARAMS register)—the most signiﬁcant 32 bits of every control data structure

address comes from the CTRLDSSEGMENT register. Bits 4 to 0 of this register always

return zeros when read. The memory structure referenced by the physical memory pointer

is assumed as 32 B (cache aligned). For bit allocation, see Table 102.

Table 102: ASYNCLISTADDR - Current Asynchronous List Address register bit allocation

Address: Value read from func2 of address 10h + 38h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

LPL[19:12]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

LPL[11:4]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

LPL[3:0]

reserved^[1]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

Symbol

Reset

Access

reserved^[1]

0

R/W

[1] The reserved bits should always be written with the reset value.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

73 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 103: ASYNCLISTADDR - Current Asynchronous List Address register bit description

Address: Value read from func2 of address 10h + 38h

Bit

Symbol

Description

31 to 12

LPL[19:0] Link Pointer List: These bits correspond to memory address signals

31 to 12, respectively. This ﬁeld may only reference a Queue Head (QH).

11 to 0

reserved

-

11.3.7 CONFIGFLAG register

The bit allocation of the Conﬁgure Flag (CONFIGFLAG) register is given in Table 104.

Table 104: CONFIGFLAG - Conﬁgure Flag register bit allocation

Address: Value read from func2 of address 10h + 60h

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

23

R/W

22

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

20

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

13

R/W

12

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

7

0

R/W

6

0

R/W

5

0

R/W

3

0

R/W

2

0

R/W

1

0

R/W

0

R/W

4

reserved^[1]

0

Symbol

Reset

Access

CF

0

R/W

[1] The reserved bits should always be written with the reset value.

Table 105: CONFIGFLAG - Conﬁgure Flag register bit description

Address: Value read from func2 of address 10h + 60h

Bit

Symbol

reserved

CF

Description

31 to 1

0

-

Conﬁgure Flag: The host software sets this bit as the last action in its

process of conﬁguring the Host Controller. This bit controls the default

port-routing control logic.

0 — Port routing control logic default-routes each port to an implementation

dependent classic Host Controller

1 — Port routing control logic default-routes all ports to this Host Controller.

11.3.8 PORTSC registers 1, 2

The Port Status and Control (PORTSC) register is in the auxiliary power well. It is only

reset by hardware when the auxiliary power is initially applied or in response to a Host

Controller reset. The initial conditions of a port are:

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

74 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

• No device connected

• Port disabled.

If the port has power control, software cannot change the state of the port until it sets the

port power bits. Software must not attempt to change the state of the port until power is

stable on the port; maximum delay is 20 ms from the transition. For bit allocation, see

Table 106.

Table 106: PORTSC 1, 2 - Port Status and Control 1, 2 register bit allocation

Address: Value read from func2 of address 10h + 64h + (4 x Port Number − 1) where Port Number is 1, 2

Bit

31

30

29

28

27

26

25

24

Symbol

Reset

Access

Bit

reserved^[1]

0

R/W

0

R/W

0

R/W

21

R/W

19

R/W

18

R/W

17

R/W

16

23

22

20

Symbol

reserved

WKOC_E

WKDS

CNNT_E

WKCNNT_

E

PTC[3:0]

Reset

Access

Bit

0

R/W

13

0

R/W

12

0

R/W

9

0

R/W

8

R/W

15

R/W

14

R/W

11

R/W

10

Symbol

Reset

Access

Bit

reserved^[1]

PO

1

PP

0

LS[1:0]

reserved^[1]

PR

0

R/W

7

0

R/W

6

0

R/W

3

0

R/W

2

0

R/W

1

R/W

5

R/W

4

R

0

Symbol

Reset

Access

SUSP

0

FPR

0

OCC

0

OCA

0

PEDC

0

PED

0

ECSC

0

ECCS

0

R/W

R

R/W

R

[1] The reserved bits should always be written with the reset value.

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description

Address: Value read from func2 of address 10h + 64h + (4 x Port Number − 1) where Port Number

is 1, 2

Bit

Symbol

Description

31 to 23 reserved

-

22

21

20

WKOC_E Wake on Overcurrent Enable: Default = 0. Setting this bit enables the port

to be sensitive to overcurrent conditions as wake-up events. ^[1]

WKDS

CNNT_E

Wake on Disconnect Enable: Default = 0. Setting this bit enables the port

to be sensitive to device disconnects as wake-up events. ^[1]

WKCNNT Wake on Connect Enable: Default = 0. Setting this bit enables the port to

_E

be sensitive to device connects as wake-up events. ^[1]

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

75 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description…continued

Address: Value read from func2 of address 10h + 64h + (4 x Port Number − 1) where Port Number

is 1, 2

Bit

Symbol

Description

19 to 16 PTC[3:0]

Port Test Control: Default = 0000b. When this ﬁeld is logic 0, the port is

not operating in test mode. A nonzero value indicates that it is operating in

test mode and test mode is indicated by the value. The encoding of the test

mode bits are:

0000b — Test mode disabled

0001b — Test J_STATE

0010b — Test K_STATE

0011b — Test SE0_NAK

0100b — Test packet

0101b — Test FORCE_ENABLE

0110b to 1111b — reserved.

-

15 to 14 reserved

13 PO

Port Owner: Default = 1. This bit unconditionally goes to logic 0 when CF

(bit 0) in the CONFIGFLAG register makes logic 0 to logic 1 transition. This

bit unconditionally goes to logic 1 when the CF bit is logic 0. The system

software uses this ﬁeld to release ownership of the port to a selected Host

Controller, if the attached device is not a high-speed device. Software writes

logic 1 to this bit, if the attached device is not a high-speed device. Logic 1

in this bit means that a companion Host Controller owns and controls the

port.

12

PP

Port Power: The function of this bit depends on the value of PPC (bit 4) in

the HCSPARAMS register.

If PPC = 0 and PP = 1 — The Host Controller does not have port power

control switches. Always powered.

If PPC = 1 and PP = 1 or 0 — The Host Controller has port power control

switches. This bit represents the current setting of the switch: logic 0 = off,

logic 1 = on. When PP is logic 0, the port is nonfunctional and will not report

any status.

When an overcurrent condition is detected on a powered port and PPC is

logic 1, the PP bit in each affected port may be changed by the Host

Controller from logic 1 to logic 0, removing power from the port.

11 to 10 LS[1:0]

Line Status: This ﬁeld reﬂects the current logical levels of the DP (bit 11)

and DM (bit 10) signal lines. These bits are used to detect low-speed USB

devices before the port reset and enable sequence. This ﬁeld is valid only

when the Port Enable bit is logic 0, and the Current Connect Status bit is set

to logic 1.

00b — SE0: Not a low-speed device, perform EHCI reset

01b — K-state: Low-speed device, release ownership of port

10b — J-state: Not a low-speed device, perform EHCI reset

11b — Undeﬁned: Not a low-speed device, perform EHCI reset.

If the PP bit is logic 0, this ﬁeld is undeﬁned.

-

9

reserved

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

76 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description…continued

Address: Value read from func2 of address 10h + 64h + (4 x Port Number − 1) where Port Number

is 1, 2

Bit

Symbol

Description

8

PR

Port Reset: Logic 1 means the port is in reset. Logic 0 means the port is

not in reset. Default = 0. When software sets this bit from logic 0, the bus

reset sequence as deﬁned in Universal Serial Bus Speciﬁcation Rev. 2.0 is

started. Software clears this bit to terminate the bus reset sequence.

Software must hold this bit at logic 1 until the reset sequence, as speciﬁed

in Universal Serial Bus Speciﬁcation Rev. 2.0, is completed.

Remark: When software sets this bit, it must also clear the Port Enable bit.

Remark: When software clears this bit, there may be a delay before the bit

status changes to logic 0 because it will not read logic 0 until the reset is

completed. If the port is in high-speed mode after reset is completed, the

Host Controller will automatically enable this port; it can set the Port Enable

bit. A Host Controller must terminate the reset and stabilize the state of the

port within 2 ms of software changing this bit from logic 1 to logic 0. For

example, if the port detects that the attached device is high-speed during a

reset, then the Host Controller must enable the port within 2 ms of software

clearing this bit.

HCH (bit 12) in the USBSTS register must be logic 0 before software

attempts to use this bit. The Host Controller may hold Port Reset asserted

when the HCH bit is set. ^[1]

7

SUSP

Suspend: Default = 0. Logic 1 means the port is in the suspend state.

Logic 0 means the port is not suspended. The PED (Port Enabled) bit and

this bit deﬁne the port states as follows:

PED = 0 and SUSP = X — Port is disabled

PED = 1 and SUSP = 0 — Port is enabled

PED = 1 and SUSP = 1 — Port is suspended.

When in the suspend state, downstream propagation of data is blocked on

this port, except for the port reset. If a transaction was in progress when this

bit was set, blocking occurs at the end of the current transaction. In the

suspend state, the port is sensitive to resume detection. The bit status does

not change until the port is suspended and there may be a delay in

suspending a port, if there is a transaction currently in progress on the USB.

Attempts to clear this bit are ignored by the Host Controller. The Host

Controller will unconditionally set this bit to logic 0 when:

• Software changes the FPR (Force Port Resume) bit to logic 0.

• Software changes the PR (Port Reset) bit to logic 1.

If the host software sets this bit when the Port Enabled bit is logic 0, the

results are undeﬁned. ^[1]

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

77 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description…continued

Address: Value read from func2 of address 10h + 64h + (4 x Port Number − 1) where Port Number

is 1, 2

Bit

Symbol

Description

6

FPR

Force Port Resume: Logic 1 means resume detected or driven on the port.

Logic 0 means no resume (K-state) detected or driven on the port.

Default = 0. Software sets this bit to drive the resume signaling. The Host

Controller sets this bit if a J-to-K transition is detected, while the port is in

the suspend state. When this bit changes to logic 1 because a J-to-K

transition is detected, PCD (bit 2) in the USBSTS register is also set to

logic 1. If software sets this bit to logic 1, the Host Controller must not set

the PCD bit. When the EHCI controller owns the port, the resume sequence

follows the sequence speciﬁed in Universal Serial Bus Speciﬁcation

Rev. 2.0. The resume signaling (full-speed ‘K’) is driven on the port as long

as this bit remains set. Software must time the resume and clear this bit

after the correct amount of time has elapsed. Clearing this bit causes the

port to return to high-speed mode, forcing the bus below the port into a

high-speed idle. This bit will remain at logic 1, until the port has switched to

the high-speed idle. The Host Controller must complete this transition within

2 ms of software clearing this bit. ^[1]

5

4

OCC

OCA

Overcurrent Change: Default = 0. This bit is set to logic 1 when there is a

change in overcurrent active. Software clears this bit by setting it to logic 1.

Overcurrent Active: Default = 0. If set to logic 1, this port has an

overcurrent condition. If set to logic 0, this port does not have an

overcurrent condition. This bit will automatically change from logic 1 to

logic 0 when the overcurrent condition is removed.

3

2

PEDC

PED

Port Enable/Disable Change: Logic 1 means the port enabled or disabled

status has changed. Logic 0 means no change. Default = 0. For the root

hub, this bit is set only when a port is disabled because of the appropriate

conditions existing at the EOF2 point. For deﬁnition of port error, refer to

Chapter 11 of Universal Serial Bus Speciﬁcation Rev. 2.0. Software clears

this bit by setting it. ^[1]

Port Enabled/Disabled: Logic 1 means enable. Logic 0 means disable.

Default = 0. Ports can only be enabled by the Host Controller as a part of

the reset and enable sequence. Software cannot enable a port by writing

logic 1 to this ﬁeld. The Host Controller will only set this bit when the reset

sequence determines that the attached device is a high-speed device.

Ports can be disabled by either a fault condition or by host software. The bit

status does not change until the port state has changed. There may be a

delay in disabling or enabling a port because of other Host Controller and

bus events. When the port is disabled, downstream propagation of data is

blocked on this port, except for reset. ^[1]

1

ECSC

Connect Status Change: Logic 1 means change in ECCS. Logic 0 means

no change. Default = 0. This bit indicates a change has occurred in the

ECCS of the port. The Host Controller sets this bit for all changes to the

port device connect status, even if the system software has not cleared an

existing connect status change. For example, the insertion status changes

two times before the system software has cleared the changed condition,

hub hardware will be setting an already-set bit, that is, the bit will remain

set. Software clears this bit by writing logic 1 to it. ^[1]

0

ECCS

Current Connect Status: Logic 1 indicates a device is present on the port.

Logic 0 indicates no device is present. Default = 0. This value reﬂects the

current state of the port and may not directly correspond to the event that

caused the ECSC bit to be set. ^[1]

[1] These ﬁelds read logic 0, if the PP bit is logic 0.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

78 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

12. Power consumption

Table 108 shows the power consumption.

Table 108: Power consumption

Power pins group

Conditions

no device connected to the ISP1562^[1]

Typ

39

58

76

26

44

62

13

14

Unit

mA

Total power

V_{CC(I/O)_AUX}+ V_I(VAUX3V3)+ V_{DDA_AUX}

+ V_CC(I/O)+ V_I(VREG3V3)

one high-speed device connected to the ISP1562

two high-speed devices connected to the ISP1562

no device connected to the ISP1562^[1]

Auxiliary power

V_{CC(I/O)_AUX}+ V_I(VAUX3V3)+ V_{DDA_AUX}

one high-speed device connected to the ISP1562

two high-speed devices connected to the ISP1562

no device connected to the ISP1562^[1]

V_CC(I/O)+ V_I(VREG3V3)

one high-speed device connected to the ISP1562

two high-speed devices connected to the ISP1562

[1] When one or two full-speed or low-speed power devices are connected, the power consumption is comparable to the power

consumption when no high-speed devices are connected. There is a difference of approximately 1 mA.

Table 109 shows the power consumption in S1 and S3 suspend modes.

Table 109: Power consumption: S1 and S3

Power state

Typ

20

8^{[1] [2]}

Unit

mA

S1

S3

[1] When I²C-bus is present.

[2] For details, refer to the ISP1562 errata.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

79 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

13. Limiting values

Table 110: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

Parameter

Conditions

Min

Max

+4.6

Unit

V

V_CC(I/O)

supply voltage to I/O pins

supply voltage to internal regulator

auxiliary supply voltage to I/O pins

−0.5

V_I(VREG3V3)

V_{CC(I/O)_AUX}

V_I(VAUX3V3)

V

auxiliary input voltage to internal

regulator

V

V_{DDA_AUX}

auxiliary supply voltage for analog

block

−0.5

+4.6

V

I_lu

latch-up current

V_I< 0 V or V_I> V_CC(I/O)

-

100

+4

mA

kV

°C

V_esd

T_stg

electrostatic discharge voltage

storage temperature

all pins (I_LI< 1 µA)

−4

−40

+125

14. Recommended operating conditions

Table 111: Recommended operating conditions

Symbol

Parameter

Conditions

Min

3.0

Typ

Max

3.6

Unit

V_CC(I/O)

supply voltage to I/O pins

supply voltage to internal regulator

auxiliary supply voltage to I/O pins

3.3

V

V_I(VREG3V3)

V_{CC(I/O)_AUX}

V_I(VAUX3V3)

auxiliary input voltage to internal

regulator

V_{DDA_AUX}

auxiliary supply voltage for analog

block

3.0

3.3

3.6

V

V_I(3V3)

T_amb

input voltage on 3.3 V buffers

ambient temperature

0

-

V_CC(I/O)+ 0.5 V

+85

V

−40

°C

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

80 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

15. Static characteristics

Table 112: Static characteristics: I²C-bus interface (SDA and SCL)

V_CC(I/O)= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

V_IH

Parameter

Conditions

Min

Typ

Max

Unit

V

HIGH-level input voltage

LOW-level input voltage

hysteresis voltage

2.1

-

V_IL

-

0.9

-

V

V_hys

0.15

-

V

V_OL

LOW-level output voltage

suspend supply current

I_OL= 3 mA

-

0.4

-

V

I_CC(susp)

1

µA

Table 113: Static characteristics: digital pins

V_CC(I/O)= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

V_IH

Parameter

Conditions

Min

2.0

-

Typ

Max

-

Unit

V

HIGH-level input voltage

LOW-level input voltage

hysteresis voltage

-

V_IL

0.8

0.7

0.4

-

V

V_hys

V_OL

0.4

-

V

LOW-level output voltage I_OL= 3 mA

HIGH-level output voltage

V

V_OH

2.4

V

Table 114: Static characteristics: PCI interface block

V_CC(I/O)= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

V_IH

Parameter

Conditions

Min

2.0

0

Typ

Max

3.6

0.9

-

Unit

V

HIGH-level input voltage

LOW-level input voltage

input pull-up voltage

input leakage current

HIGH-level output voltage

LOW-level output voltage

input pin capacitance

clock capacitance

-

V_IL

V

V_IPU

I_LI

2.1

−10

2.7

-

V

0 V < V_I< V_CC(I/O)

I_O= 500 µA

+10

-

µA

V

V_OH

V_OL

I_O= 1500 µA

0.3

10

12

8

V

C_IN

-

pF

C_clk

5

C_IDSEL

IDSEL pin capacitance

-

Table 115: Static characteristics: USB interface block (pins DM1 to DM2 and DP1 to DP2)

V_{DDA_AUX}= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Input levels for high-speed

V_HSSQ

squelch detection threshold

(differential signal amplitude)

squelch detected

-

100

mV

no squelch detected

disconnect detected

150

625

-

V_HSDSC

disconnect detection threshold

(differential signal amplitude)

-

disconnect not

detected

525

V_HSCM

data signaling common mode

voltage range

−50

-

+500

mV

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

81 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 115: Static characteristics: USB interface block (pins DM1 to DM2 and DP1 to DP2)…continued

V_{DDA_AUX}= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Output levels for high-speed

V_HSOI

idle state

−10

-

+10

mV

V_HSOH

V_HSOL

V_CHIRPJ

V_CHIRPK

data signaling HIGH

data signaling LOW

Chirp J level (differential voltage)

360

440

−10

+10

700^[1]

−900^[1]

1100

−500

Chirp K level (differential

voltage)

Input levels for full-speed and low-speed

V_IH

HIGH-level input voltage (drive)

2.0

2.7

-

V

V_IHZ

HIGH-level input voltage

(ﬂoating)

3.6

V_IL

LOW-level input voltage

-

0.8

-

V

V_DI

V_CM

differential input sensitivity

differential common mode range

|V_DP− V_DM

|

0.2

0.8

2.5

Output levels for full-speed and low-speed

V_OH

HIGH-level output voltage

LOW-level output voltage

SEI

2.8

0

-

3.6

0.3

-

V

V_OL

V_OSEI

V_CRS

0.8

1.3

output signal crossover point

voltage

2.0

[1] High-speed termination resistor disabled, pull-up resistor connected. Only during reset, when both the hub and device are capable of

high-speed operation.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

82 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

16. Dynamic characteristics

Table 116: Dynamic characteristics: system clock timing

Symbol

Reset

Parameter

Conditions

Min

Typ

Max

Unit

t_{W(RESET_N)}pulse width on pin RESET_N crystal oscillator running

-

10

-

µs

Crystal oscillator

f_clk

PCI clock

31

-

33

MHz

Ω

external clock input^[1]

series resistance

load capacitance

crystal^[2]

12

-

R_S

C_L

-

100

-

18

pF

External clock input

V_I

input voltage

1.65

1.8

-

1.95

50

3

V

J

external clock jitter

rise time and fall time

clock duty cycle

-

ppm

ns

%

t_CR, t_CF

-

δ

50

-

[1] Recommended accuracy of the clock frequency is 50 ppm for the crystal and oscillator.

[2] Suggested values for external capacitors when using a crystal are 22 pF to 27 pF.

Table 117: Dynamic characteristics: I²C-bus interface (SDA and SCL)

V_CC(I/O)= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

t_CF

output fall time V_IHto V_IL

10 < C_b< 400^[1]

-

0

250

ns

[1] The capacitive load for each bus line (C_b) is speciﬁed in pF. To meet the speciﬁcation for V_OLand the maximum rise time (300 ns), use

an external pull-up resistor with R_UP(max)= 850/C_bkΩ and R_UP(min)= (V_CC(I/O)− 0.4)/3 kΩ.

Table 118: Dynamic characteristics: PCI interface block

V_CC(I/O)= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

SR

output slew rate (rise, fall)

standard load^[1]

1

-

4

V/ns

[1] Standard load is 10 pF together with a pull-up and pull-down resistor of 10 kΩ.

Table 119: Dynamic characteristics: high-speed source electrical characteristics

V_{DDA_AUX}= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol Parameter

Driver characteristics

Conditions

Min

Typ

Max

Unit

t_HSR

t_HSF

high-speed differential rise time

high-speed differential fall time

10 % to 90 %

90 % to 10 %

500

40.5

-

ps

Ω

-

Z_HSDRVdrive output resistance; also serves includes the R_S

as a high-speed termination resistor

45

49.5

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

83 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Table 119: Dynamic characteristics: high-speed source electrical characteristics…continued

V_{DDA_AUX}= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol Parameter

Clock timing

Conditions

Min

Typ

Max

Unit

t_HSDRATdata rate

479.76

124.9375

1

-

480.24

Mbit/s

µs

t_HSFRAMmicro frame interval

125.0625

t_HSRFI

consecutive micro frame interval

difference

four

high-speed

bit times

ns

Table 120: Dynamic characteristics: full-speed source electrical characteristics

V_{DDA_AUX}= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Driver characteristics

t_FR

rise time

fall time

C_L= 50 pF;

10 % to 90 % of

4

-

20

ns

|V_OH− V_OL

|

t_FF

C_L= 50 pF;

90 % to 10 % of

4

-

20

ns

%

|V_OH− V_OL

|

t_FRFM

differential rise and fall time

matching

90

111.1

Data timing: see Figure 10

t_FDEOP

source jitter for differential

full-speed timing

low-speed timing

−2

-

+5

ns

transition to SEO transition

source SE0 interval of EOP

receiver SE0 interval of EOP

t_FEOPT

t_FEOPR

t_LDEOP

160

82

-

175

-

ns

source jitter for differential

transition to SEO transition

−40

+100

t_LEOPT

t_LEOPR

t_FST

source SE0 interval of EOP

receiver SE0 interval of EOP

1.25

670

-

1.5

-

µs

ns

width of SE0 interval during the

differential transaction

14

Table 121: Dynamic characteristics: low-speed source electrical characteristics

V_{DDA_AUX}= 3.0 V to 3.6 V; T_amb= −40 °C to +85 °C; unless otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Driver characteristics

t_LR

rise time

fall time

75

90

-

300

125

ns

%

t_LF

t_LRFM

differential rise and fall time

matching

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

84 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

16.1 Timing

Table 122: PCI clock and IO timing

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

PCI clock timing; see Figure 7

T_cyc(PCICLK)

t_HIGH(PCICLK)

t_LOW(PCICLK)

SR_PCICLK

PCICLK cycle time

PCICLK HIGH time

PCICLK LOW time

PCICLK slew rate

RST# slew rate

30

11

1

-

32

-

ns

-

ns

4

-

V/ns

mV/ns

SR_RST#

50

PCI input timing; see Figure 8

t_su(PCICLK)bs

t_{su(PCICLK)ptp}

t_h(PCICLK)

setup time to PCICLK

(bus signal)

7

-

ns

[1]

setup time to PCICLK

(point-to-point)

10

0

input hold time from PCICLK

PCI output timing; see Figure 9

t_{val(PCICLK)bs}PCICLK to signal valid delay

2

-

11

12

ns

(bus signal)

[1]

t_{val(PCICLK)ptp}

PCICLK to signal valid delay

(point-to-point)

t_dZ(act)

ﬂoat to active delay

active to ﬂoat delay

2

-

ns

t_d(act)Z

28

PCI reset timing

t_rst

reset active time after CLK

stable

1

-

ms

[1] REQ# and GNT# are point-to-point signals. GNT# has a setup of 10 ns; REQ# has a setup of 12 ns. All others are bus signals.

T

cyc(PCICLK)

t

LOW(PCICLK)

HIGH(PCICLK)

0.6V

0.5V

CC(I/O)

minimum value

0.4V

0.3V

0.2V

CC(I/O)

0.4V

CC(I/O)

004aaa604

Fig 7. PCI clock.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

85 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

0.6V

0.4V

CC(I/O)

CLK

CC(I/O)

0.2V

CC(I/O)

t

;

su(PCICLK)bs

t

h(PCICLK)

su(PCICLK)ptp

0.6V

0.4V

0.2V

CC(I/O)

INPUT

DELAY

inputs valid

004aaa605

Fig 8. PCI input timing.

0.6V

0.4V

0.2V

CC(I/O)

CLK

t

;

val(PCICLK)bs

val(PCICLK)ptp

0.615V

(falling edge)

(rising edge)

CC(I/O)

OUTPUT

DELAY

0.285V

CC(I/O)

OUTPUT

t

dZ(act)

t

004aaa606

d(act)Z

Fig 9. PCI output timing.

t

USBbit

+3.3 V

crossover point

extended

crossover point

differential

data lines

0 V

differential data to

SE0/EOP skew

source EOP width: t

EOPT

receiver EOP width: t

N × t

+ t

EOPR

USBbit

DEOP

004aaa704

t_USBbitis the bit duration (USB data).

t_DEOPis the source jitter for differential transition to SEO transition.

Full-speed and low-speed timing symbols have a subscript preﬁx ‘F’ and ‘L’, respectively.

Fig 10. USB source differential data-to-EOP transition skew and EOP width.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

86 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

17. Package outline

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

SOT407-1

y

X

A

51

75

50

26

(1)

76

Z

E

e

H

A

E

2

E

A

(A )

3

A

1

w M

p

θ

b

L

p

pin 1 index

L

detail X

100

1

25

Z

D

v

M

A

B

e

w M

b

p

D

B

H

v

M

5

D

0

10 mm

scale

DIMENSIONS (mm are the original dimensions)

A

(1)

UNIT

A

b

c

D

E

e

H

D

H

L

v

w

y

Z

θ

1

2

3

p

E

p

D

E

max.

7^o

0^o

0.15 1.45

0.05 1.35

0.27 0.20 14.1 14.1

0.17 0.09 13.9 13.9

16.25 16.25

15.75 15.75

0.75

0.45

1.15 1.15

0.85 0.85

mm

1.6

0.25

0.5

1

0.2 0.08 0.08

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

00-02-01

03-02-20

SOT407-1

136E20

MS-026

Fig 11. Package outline SOT407-1 (LQFP100).

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

87 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

18. Soldering

18.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of

soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages

(document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave

soldering can still be used for certain surface mount ICs, but it is not suitable for ﬁne pitch

SMDs. In these situations reﬂow soldering is recommended.

18.2 Reﬂow soldering

Reﬂow soldering requires solder paste (a suspension of ﬁne solder particles, ﬂux and

binding agent) to be applied to the printed-circuit board by screen printing, stencilling or

pressure-syringe dispensing before package placement. Driven by legislation and

environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reﬂowing; for example, convection or convection/infrared

heating in a conveyor type oven. Throughput times (preheating, soldering and cooling)

vary between 100 seconds and 200 seconds depending on heating method.

Typical reﬂow peak temperatures range from 215 °C to 270 °C depending on solder paste

material. The top-surface temperature of the packages should preferably be kept:

• below 225 °C (SnPb process) or below 245 °C (Pb-free process)

– for all BGA, HTSSON..T and SSOP..T packages

– for packages with a thickness ≥ 2.5 mm

– for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³so called

thick/large packages.

• below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a

thickness < 2.5 mm and a volume < 350 mm³so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

18.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices

(SMDs) or printed-circuit boards with a high component density, as solder bridging and

non-wetting can present major problems.

To overcome these problems the double-wave soldering method was speciﬁcally

developed.

If wave soldering is used the following conditions must be observed for optimal results:

• Use a double-wave soldering method comprising a turbulent wave with high upward

pressure followed by a smooth laminar wave.

• For packages with leads on two sides and a pitch (e):

– larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be

parallel to the transport direction of the printed-circuit board;

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

88 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

– smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the

transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to

the transport direction of the printed-circuit board. The footprint must incorporate

solder thieves downstream and at the side corners.

During placement and before soldering, the package must be ﬁxed with a droplet of

adhesive. The adhesive can be applied by screen printing, pin transfer or syringe

dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C

or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated ﬂux will eliminate the need for removal of corrosive residues in most

applications.

18.4 Manual soldering

Fix the component by ﬁrst soldering two diagonally-opposite end leads. Use a low voltage

(24 V or less) soldering iron applied to the ﬂat part of the lead. Contact time must be

limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within

2 seconds to 5 seconds between 270 °C and 320 °C.

18.5 Package related soldering information

Table 123: Suitability of surface mount IC packages for wave and reﬂow soldering methods

Package ^[1]

Soldering method

Wave

Reﬂow^[2]

BGA, HTSSON..T^[3], LBGA, LFBGA, SQFP,

SSOP..T^[3], TFBGA, VFBGA, XSON

not suitable

suitable

DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP,

HSQFP, HSSON, HTQFP, HTSSOP, HVQFN,

HVSON, SMS

not suitable^[4]

suitable

PLCC^[5], SO, SOJ

suitable

LQFP, QFP, TQFP

not recommended^{[5] [6]}

not recommended^[7]

not suitable

suitable

SSOP, TSSOP, VSO, VSSOP

CWQCCN..L^[8], PMFP^[9], WQCCN..L^[8]

suitable

not suitable

[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026);

order a copy from your Philips Semiconductors sales ofﬁce.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the

maximum temperature (with respect to time) and body size of the package, there is a risk that internal or

external package cracks may occur due to vaporization of the moisture in them (the so called popcorn

effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit

Packages; Section: Packing Methods.

[3] These transparent plastic packages are extremely sensitive to reﬂow soldering conditions and must on no

account be processed through more than one soldering cycle or subjected to infrared reﬂow soldering with

peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reﬂow oven. The package

body peak temperature must be kept as low as possible.

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

89 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

[4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the

solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink

on the top side, the solder might be deposited on the heatsink surface.

[5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave

direction. The package footprint must incorporate solder thieves downstream and at the side corners.

[6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is

deﬁnitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.

[7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger

than 0.65 mm; it is deﬁnitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

[8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered

pre-mounted on ﬂex foil. However, the image sensor package can be mounted by the client on a ﬂex foil by

using a hot bar soldering process. The appropriate soldering proﬁle can be provided on request.

[9] Hot bar soldering or manual soldering is suitable for PMFP packages.

19. Abbreviations

Table 124: Abbreviations

Acronym

CMOS

DID

Description

Complementary Metal-Oxide Semiconductor

Device ID

EEPROM

EHCI

EMI

Electrically Erasable Programmable Read-Only Memory

Enhanced Host Controller Interface

Electro-Magnetic Interference

Electro-Static Discharge

ESD

HC

Host Controller

HCCA

HCD

Host Controller Communication Area

Host Controller Driver

OHCI

PCI

Open Host Controller Interface

Peripheral Component Interconnect

PCI-Special Interest Group

Phase-Locked Loop

PCI-SIG

PLL

PMC

Power Management Capabilities

Power Management Event

Power Management Control/Status

Power-On Reset

PME

PMCSR

POR

STB

Set-Top Box

USB

Universal Serial Bus

VID

Vendor ID

20. References

[1] Universal Serial Bus Speciﬁcation Rev. 2.0

[2] Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0

[3] Open Host Controller Interface Speciﬁcation for USB Rev. 1.0a

[4] PCI Local Bus Speciﬁcation Rev. 2.2

[5] PCI Bus Power Management Interface Speciﬁcation Rev. 1.1

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

90 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

[6] The I²C-bus Speciﬁcation, Version 2.1.

21. Revision history

Table 125: Revision history

Document ID

Release date Data sheet status

20050714 Product data sheet

Change notice Doc. number

9397 750 14223

Supersedes

ISP1562_1

-

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

91 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

22. Data sheet status

Level Data sheet status^[1]Product status^{[2] [3]}

Deﬁnition

I

Objective data

Development

This data sheet contains data from the objective speciﬁcation for product development. Philips

Semiconductors reserves the right to change the speciﬁcation in any manner without notice.

II

Preliminary data

Qualiﬁcation

This data sheet contains data from the preliminary speciﬁcation. Supplementary data will be published

at a later date. Philips Semiconductors reserves the right to change the speciﬁcation without notice, in

order to improve the design and supply the best possible product.

III

Product data

Production

This data sheet contains data from the product speciﬁcation. Philips Semiconductors reserves the

right to make changes at any time in order to improve the design, manufacturing and supply. Relevant

changes will be communicated via a Customer Product/Process Change Notiﬁcation (CPCN).

[1]

[2]

Please consult the most recently issued data sheet before initiating or completing a design.

The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at

URL http://www.semiconductors.philips.com.

[3]

For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

customers using or selling these products for use in such applications do so

at their own risk and agree to fully indemnify Philips Semiconductors for any

damages resulting from such application.

23. Deﬁnitions

Short-form speciﬁcation — The data in a short-form speciﬁcation is

extracted from a full data sheet with the same type number and title. For

detailed information see the relevant data sheet or data handbook.

Right to make changes — Philips Semiconductors reserves the right to

make changes in the products - including circuits, standard cells, and/or

software - described or contained herein in order to improve design and/or

performance. When the product is in full production (status ‘Production’),

relevant changes will be communicated via a Customer Product/Process

Change Notiﬁcation (CPCN). Philips Semiconductors assumes no

responsibility or liability for the use of any of these products, conveys no

license or title under any patent, copyright, or mask work right to these

products, and makes no representations or warranties that these products are

free from patent, copyright, or mask work right infringement, unless otherwise

speciﬁed.

Limiting values deﬁnition — Limiting values given are in accordance with

the Absolute Maximum Rating System (IEC 60134). Stress above one or

more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or at any

other conditions above those given in the Characteristics sections of the

speciﬁcation is not implied. Exposure to limiting values for extended periods

may affect device reliability.

Application information — Applications that are described herein for any

of these products are for illustrative purposes only. Philips Semiconductors

make no representation or warranty that such applications will be suitable for

the speciﬁed use without further testing or modiﬁcation.

25. Trademarks

Notice — All referenced brands, product names, service names and

trademarks are the property of their respective owners.

I²C-bus — wordmark and logo are trademarks of Koninklijke Philips

Electronics N.V.

24. Disclaimers

Life support — These products are not designed for use in life support

appliances, devices, or systems where malfunction of these products can

reasonably be expected to result in personal injury. Philips Semiconductors

26. Contact information

For additional information, please visit: http://www.semiconductors.philips.com

For sales ofﬁce addresses, send an email to: sales.addresses@www.semiconductors.philips.com

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

92 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

27. Tables

Table 1: Ordering information . . . . . . . . . . . . . . . . . . . . .2

Table 2: Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5

Table 3: PCI conﬁguration space registers of OHCI1,

OHCI2 and EHCI . . . . . . . . . . . . . . . . . . . . . . .13

Table 4: VID - Vendor ID register (address 00h) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Table 5: DID - Device ID register (address 02h) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Table 6: Command register (address 04h) bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Table 7: Command register (address 04h) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

Table 8: Status register (address 06h) bit allocation . . .17

Table 9: Status register (address 06h) bit description . .17

Table 10: REVID - Revision ID register

(address 61h) bit allocation . . . . . . . . . . . . . . . 24

Table 28: FLADJ - Frame Length Adjustment register

(address 61h) bit description . . . . . . . . . . . . . . 24

Table 29: PORTWAKECAP - Port Wake Capability

register (address 62h) bit description . . . . . . . 25

Table 30: Power Management registers . . . . . . . . . . . . . 25

Table 31: Cap_ID - Capability Identiﬁer register

bit description . . . . . . . . . . . . . . . . . . . . . . . . . 25

Table 32: Next_Item_Ptr - Next Item Pointer register

bit description . . . . . . . . . . . . . . . . . . . . . . . . . 26

Table 33: PMC - Power Management Capabilities

register bit allocation . . . . . . . . . . . . . . . . . . . . 26

Table 34: PMC - Power Management Capabilities

register bit description . . . . . . . . . . . . . . . . . . . 26

Table 35: PMCSR - Power Management Control/Status

register bit allocation . . . . . . . . . . . . . . . . . . . . 28

Table 36: PMCSR - Power Management Control/Status

register bit description . . . . . . . . . . . . . . . . . . . 28

Table 37: PMCSR_BSE - PMCSR PCI-to-PCI Bridge

Support Extensions register bit allocation . . . . 29

Table 38: PMCSR_BSE - PMCSR PCI-to-PCI Bridge

Support Extensions register bit description . . . 30

Table 39: PCI bus power and clock control . . . . . . . . . . . 30

Table 40: Data register bit description . . . . . . . . . . . . . . 30

Table 41: USB Host Controller registers . . . . . . . . . . . . . 33

Table 42: HcRevision - Host Controller Revision

register bit allocation . . . . . . . . . . . . . . . . . . . . 34

Table 43: HcRevision - Host Controller Revision

register bit description . . . . . . . . . . . . . . . . . . . 35

Table 44: HcControl - Host Controller Control

(address 08h) bit description . . . . . . . . . . . . . .18

Table 11: Class Code register (address 09h)

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .19

Table 12: Class Code register (address 09h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .19

Table 13: CLS - CacheLine Size register

(address 0Ch) bit description . . . . . . . . . . . . . .20

Table 14: LT - Latency Timer register (address 0Dh)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 15: Header Type register (address 0Eh) bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 16: Header Type register (address 0Eh) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 17: BAR 0 - Base Address register 0

(address 10h) bit description . . . . . . . . . . . . . .21

Table 18: SVID - Subsystem Vendor ID register

(address 2Ch) bit description . . . . . . . . . . . . . .21

Table 19: SID - Subsystem ID register (address 2Eh)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .21

Table 20: CP - Capabilities Pointer register

(address 34h) bit description . . . . . . . . . . . . . .21

Table 21: IL - Interrupt Line register (address 3Ch)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .22

Table 22: IP - Interrupt Pin register (address 3Dh)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .22

Table 23: Min_Gnt - Minimum Grant register

(address 3Eh) bit description . . . . . . . . . . . . . .22

Table 24: Max_Lat - Maximum Latency register

(address 3Fh) bit description . . . . . . . . . . . . . .23

Table 25: EHCI-speciﬁc PCI registers . . . . . . . . . . . . . . .23

Table 26: SBRN - Serial Bus Release Number register

(address 60h) bit description . . . . . . . . . . . . . .24

Table 27: FLADJ - Frame Length Adjustment register

register bit allocation . . . . . . . . . . . . . . . . . . . . 35

Table 45: HcControl - Host Controller Control

register bit description . . . . . . . . . . . . . . . . . . . 36

Table 46: HcCommandStatus - Host Controller

Command Status register bit allocation . . . . . 38

Table 47: HcCommandStatus - Host Controller

Command Status register bit description . . . . 38

Table 48: HcInterruptStatus - Host Controller

Interrupt Status register bit allocation . . . . . . . 39

Table 49: HcInterruptStatus - Host Controller

Interrupt Status register bit description . . . . . . 40

Table 50: HcInterruptEnable - Host Controller

Interrupt Enable register bit allocation . . . . . . . 41

Table 51: HcInterruptEnable - Host Controller

Interrupt Enable register bit description . . . . . 41

Table 52: HcInterruptDisable - Host Controller

Interrupt Disable register bit allocation . . . . . . 42

Table 53: HcInterruptDisable - Host Controller

continued >>

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

93 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

Interrupt Disable register bit description . . . . .43

Table 75: HcPeriodicStart - Host Controller Periodic

Table 54: HcHCCA - Host Controller Communication

Area register bit allocation . . . . . . . . . . . . . . . .44

Table 55: HcHCCA - Host Controller Communication

Area register bit description . . . . . . . . . . . . . . .44

Table 56: HcPeriodCurrentED - Host Controller

Period Current Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .44

Table 57: HcPeriodCurrentED - Host Controller

Period Current Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .45

Table 58: HcControlHeadED - Host Controller Control

Head Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .45

Table 59: HcControlHeadED - Host Controller Control

Head Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .46

Table 60: HcControlCurrentED - Host Controller

Control Current Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .46

Table 61: HcControlCurrentED - Host Controller

Control Current Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .46

Table 62: HcBulkHeadED - Host Controller Bulk Head

Endpoint Descriptor register bit allocation . . . .47

Table 63: HcBulkHeadED - Host Controller Bulk Head

Endpoint Descriptor register bit description . . .47

Table 64: HcBulkCurrentED - Host Controller Bulk

Current Endpoint Descriptor register

Start register bit description . . . . . . . . . . . . . . 53

Table 76: HcLSThreshold - Host Controller LS

Threshold register bit allocation . . . . . . . . . . . 53

Table 77: HcLSThreshold - Host Controller LS

Threshold register bit description . . . . . . . . . . 54

Table 78: HcRhDescriptorA - Host Controller Root

Hub Descriptor A register bit allocation . . . . . . 54

Table 79: HcRhDescriptorA - Host Controller Root

Hub Descriptor A register bit description . . . . . 55

Table 80: HcRhDescriptorB - Host Controller Root

Hub Descriptor B register bit allocation . . . . . . 56

Table 81: HcRhDescriptorB - Host Controller Root

Hub Descriptor B register bit description . . . . . 56

Table 82: HcRhStatus - Host Controller Root Hub

Status register bit allocation . . . . . . . . . . . . . . 57

Table 83: HcRhStatus - Host Controller Root Hub

Status register bit description . . . . . . . . . . . . . 57

Table 84: HcRhPortStatus[4:1] - Host Controller Root

Hub Port Status[4:1] register bit allocation . . . 58

Table 85: HcRhPortStatus[4:1] - Host Controller Root

Hub Port Status[4:1] register bit description . . 59

Table 86: CAPLENGTH/HCIVERSION - Capability

Registers Length/Host Controller Interface

Version Number register bit allocation . . . . . . . 62

Table 87: CAPLENGTH/HCIVERSION - Capability

Registers Length/Host Controller Interface

Version Number register bit description . . . . . 62

Table 88: HCSPARAMS - Host Controller Structural

Parameters register bit allocation . . . . . . . . . . 62

Table 89: HCSPARAMS - Host Controller Structural

Parameters register bit description . . . . . . . . . 63

Table 90: HCCPARAMS - Host Controller Capability

Parameters register bit allocation . . . . . . . . . . 64

Table 91: HCCPARAMS - Host Controller Capability

Parameters register bit description . . . . . . . . . 64

Table 92: USBCMD - USB Command register bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

Table 93: USBCMD - USB Command register bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Table 94: USBSTS - USB Status register bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

Table 95: USBSTS - USB Status register bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

Table 96: USBINTR - USB Interrupt Enable

register bit allocation . . . . . . . . . . . . . . . . . . . . 70

Table 97: USBINTR - USB Interrupt Enable

register bit description . . . . . . . . . . . . . . . . . . . 70

Table 98: FRINDEX - Frame Index register bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

Table 99: FRINDEX - Frame Index register bit

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .47

Table 65: HcBulkCurrentED - Host Controller Bulk

Current Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .48

Table 66: HcDoneHead - Host Controller Done Head

register bit allocation . . . . . . . . . . . . . . . . . . . .48

Table 67: HcDoneHead - Host Controller Done Head

register bit description . . . . . . . . . . . . . . . . . . .49

Table 68: HcFmInterval - Host Controller Frame

Interval register bit allocation . . . . . . . . . . . . . .49

Table 69: HcFmInterval - Host Controller Frame

Interval register bit description . . . . . . . . . . . . .50

Table 70: HcFmRemaining - Host Controller Frame

Remaining register bit allocation . . . . . . . . . . .51

Table 71: HcFmRemaining - Host Controller Frame

Remaining register bit description . . . . . . . . . .51

Table 72: HcFmNumber - Host Controller Frame

Number register bit allocation . . . . . . . . . . . . .51

Table 73: HcFmNumber - Host Controller Frame

Number register bit description . . . . . . . . . . . .52

Table 74: HcPeriodicStart - Host Controller Periodic

Start register bit allocation . . . . . . . . . . . . . . . .52

continued >>

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

94 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .72

Table 100:PERIODICLISTBASE - Periodic Frame List

Base Address register bit allocation . . . . . . . .72

Table 101:PERIODICLISTBASE - Periodic Frame List

Base Address register bit description . . . . . . .73

Table 102:ASYNCLISTADDR - Current Asynchronous

List Address register bit allocation . . . . . . . . . .73

Table 103:ASYNCLISTADDR - Current Asynchronous

List Address register bit description . . . . . . . . .74

Table 104:CONFIGFLAG - Conﬁgure Flag register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .74

Table 105:CONFIGFLAG - Conﬁgure Flag register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .74

Table 106:PORTSC 1, 2 - Port Status and Control 1, 2

register bit allocation . . . . . . . . . . . . . . . . . . . .75

Table 107:PORTSC 1, 2 - Port Status and Control 1, 2

register bit description . . . . . . . . . . . . . . . . . . .75

Table 108:Power consumption . . . . . . . . . . . . . . . . . . . . .79

Table 109:Power consumption: S1 and S3 . . . . . . . . . . . .79

Table 110:Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .80

Table 111:Recommended operating conditions . . . . . . . .80

Table 112:Static characteristics: I²C-bus interface

(SDA and SCL) . . . . . . . . . . . . . . . . . . . . . . . .81

Table 113:Static characteristics: digital pins . . . . . . . . . . .81

Table 114:Static characteristics: PCI interface block . . . .81

Table 115:Static characteristics: USB interface block

(pins DM1 to DM2 and DP1 to DP2) . . . . . . . .81

Table 116:Dynamic characteristics: system clock

timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83

Table 117:Dynamic characteristics: I²C-bus interface

(SDA and SCL) . . . . . . . . . . . . . . . . . . . . . . . .83

Table 118:Dynamic characteristics: PCI interface

block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83

Table 119:Dynamic characteristics: high-speed source

electrical characteristics . . . . . . . . . . . . . . . . .83

Table 120:Dynamic characteristics: full-speed source

electrical characteristics . . . . . . . . . . . . . . . . .84

Table 121:Dynamic characteristics: low-speed source

electrical characteristics . . . . . . . . . . . . . . . . .84

Table 122:PCI clock and IO timing . . . . . . . . . . . . . . . . . .85

Table 123:Suitability of surface mount IC packages for

wave and reﬂow soldering methods . . . . . . . . .89

Table 124:Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . .90

Table 125:Revision history . . . . . . . . . . . . . . . . . . . . . . . .91

continued >>

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

95 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

28. Figures

Fig 1. Block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Fig 2. Pin conﬁguration. . . . . . . . . . . . . . . . . . . . . . . . . . .4

Fig 3. Power-on reset. . . . . . . . . . . . . . . . . . . . . . . . . . .11

Fig 4. Power supply connection. . . . . . . . . . . . . . . . . . .12

Fig 5. EEPROM connection diagram. . . . . . . . . . . . . . .31

Fig 6. Information loading from EEPROM.. . . . . . . . . . .32

Fig 7. PCI clock.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .85

Fig 8. PCI input timing.. . . . . . . . . . . . . . . . . . . . . . . . . .86

Fig 9. PCI output timing. . . . . . . . . . . . . . . . . . . . . . . . .86

Fig 10. USB source differential data-to-EOP transition

skew and EOP width.. . . . . . . . . . . . . . . . . . . . . .86

Fig 11. Package outline SOT407-1 (LQFP100). . . . . . . .87

continued >>

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

96 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

29. Contents

1

2

3

4

5

General description . . . . . . . . . . . . . . . . . . . . . . 1

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

Ordering information. . . . . . . . . . . . . . . . . . . . . 2

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3

8.2.3

Power management registers. . . . . . . . . . . . . 25

Cap_ID register . . . . . . . . . . . . . . . . . . . . . . . 25

Next_Item_Ptr register . . . . . . . . . . . . . . . . . . 25

PMC register . . . . . . . . . . . . . . . . . . . . . . . . . 26

PMCSR register . . . . . . . . . . . . . . . . . . . . . . . 27

PMCSR_BSE register . . . . . . . . . . . . . . . . . . 29

Data register. . . . . . . . . . . . . . . . . . . . . . . . . . 30

I²C-bus interface . . . . . . . . . . . . . . . . . . . . . . . 31

Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Hardware connections . . . . . . . . . . . . . . . . . . 31

Information loading from EEPROM . . . . . . . . 32

8.2.3.1

8.2.3.2

8.2.3.3

8.2.3.4

8.2.3.5

8.2.3.6

6

6.1

6.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 4

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5

9

9.1

9.2

9.3

7

Functional description . . . . . . . . . . . . . . . . . . 10

OHCI Host Controller . . . . . . . . . . . . . . . . . . . 10

EHCI Host Controller . . . . . . . . . . . . . . . . . . . 10

Dynamic port-routing logic . . . . . . . . . . . . . . . 10

Hi-Speed USB analog transceivers . . . . . . . . 10

Power management . . . . . . . . . . . . . . . . . . . . 10

Phase-Locked Loop (PLL) . . . . . . . . . . . . . . . 10

Power-On Reset (POR) . . . . . . . . . . . . . . . . . 11

Power supply . . . . . . . . . . . . . . . . . . . . . . . . . 11

7.1

7.2

7.3

7.4

7.5

7.6

7.7

7.8

10

10.1

10.2

Power management. . . . . . . . . . . . . . . . . . . . . 32

PCI bus power states . . . . . . . . . . . . . . . . . . . 32

USB bus states . . . . . . . . . . . . . . . . . . . . . . . 33

11

11.1

USB Host Controller registers . . . . . . . . . . . . 33

OHCI USB Host Controller operational

registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

HcRevision register . . . . . . . . . . . . . . . . . . . . 34

HcControl register . . . . . . . . . . . . . . . . . . . . . 35

HcCommandStatus register. . . . . . . . . . . . . . 37

HcInterruptStatus register . . . . . . . . . . . . . . . 39

HcInterruptEnable register . . . . . . . . . . . . . . . 41

HcInterruptDisable register . . . . . . . . . . . . . . 42

HcHCCA register . . . . . . . . . . . . . . . . . . . . . . 44

HcPeriodCurrentED register. . . . . . . . . . . . . . 44

HcControlHeadED register. . . . . . . . . . . . . . . 45

11.1.1

11.1.2

11.1.3

11.1.4

11.1.5

11.1.6

11.1.7

11.1.8

11.1.9

8

8.1

8.1.1

8.1.2

8.2

8.2.1

8.2.1.1

8.2.1.2

8.2.1.3

8.2.1.4

8.2.1.5

8.2.1.6

8.2.1.7

8.2.1.8

8.2.1.9

PCI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

PCI interface. . . . . . . . . . . . . . . . . . . . . . . . . . 12

PCI conﬁguration space . . . . . . . . . . . . . . . . . 13

PCI initiator and target . . . . . . . . . . . . . . . . . . 13

PCI conﬁguration registers . . . . . . . . . . . . . . . 13

PCI conﬁguration header registers . . . . . . . . . 14

Vendor ID register. . . . . . . . . . . . . . . . . . . . . . 14

Device ID register . . . . . . . . . . . . . . . . . . . . . . 15

Command register . . . . . . . . . . . . . . . . . . . . . 15

Status register. . . . . . . . . . . . . . . . . . . . . . . . . 17

Revision ID register . . . . . . . . . . . . . . . . . . . . 18

Class Code register . . . . . . . . . . . . . . . . . . . . 18

CacheLine Size register . . . . . . . . . . . . . . . . . 19

Latency Timer register . . . . . . . . . . . . . . . . . . 20

Header Type register . . . . . . . . . . . . . . . . . . . 20

11.1.10 HcControlCurrentED register . . . . . . . . . . . . . 46

11.1.11 HcBulkHeadED register . . . . . . . . . . . . . . . . . 47

11.1.12 HcBulkCurrentED register . . . . . . . . . . . . . . . 47

11.1.13 HcDoneHead register. . . . . . . . . . . . . . . . . . . 48

11.1.14 HcFmInterval register. . . . . . . . . . . . . . . . . . . 49

11.1.15 HcFmRemaining register . . . . . . . . . . . . . . . . 50

11.1.16 HcFmNumber register . . . . . . . . . . . . . . . . . . 51

11.1.17 HcPeriodicStart register . . . . . . . . . . . . . . . . . 52

11.1.18 HcLSThreshold register . . . . . . . . . . . . . . . . . 53

11.1.19 HcRhDescriptorA register . . . . . . . . . . . . . . . 54

11.1.20 HcRhDescriptorB register . . . . . . . . . . . . . . . 55

11.1.21 HcRhStatus register. . . . . . . . . . . . . . . . . . . . 56

11.1.22 HcRhPortStatus[4:1] register . . . . . . . . . . . . . 58

8.2.1.10 Base Address register 0 . . . . . . . . . . . . . . . . . 20

8.2.1.11 Subsystem Vendor ID register . . . . . . . . . . . . 21

8.2.1.12 Subsystem ID register . . . . . . . . . . . . . . . . . . 21

8.2.1.13 Capabilities Pointer register . . . . . . . . . . . . . . 21

8.2.1.14 Interrupt Line register . . . . . . . . . . . . . . . . . . . 22

8.2.1.15 Interrupt Pin register. . . . . . . . . . . . . . . . . . . . 22

8.2.1.16 Min_Gnt and Max_Lat registers . . . . . . . . . . . 22

8.2.1.17 TRDY Timeout register . . . . . . . . . . . . . . . . . . 23

8.2.1.18 Retry Timeout register . . . . . . . . . . . . . . . . . . 23

11.2

EHCI controller capability registers . . . . . . . . 61

CAPLENGTH/HCIVERSION register. . . . . . . 61

HCSPARAMS register . . . . . . . . . . . . . . . . . . 62

HCCPARAMS register . . . . . . . . . . . . . . . . . . 64

HCSP-PORTROUTE register. . . . . . . . . . . . . 65

Operational registers of Enhanced USB

11.2.1

11.2.2

11.2.3

11.2.4

11.3

8.2.2

Enhanced Host Controller-speciﬁc PCI

registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

SBRN register. . . . . . . . . . . . . . . . . . . . . . . . . 23

FLADJ register . . . . . . . . . . . . . . . . . . . . . . . . 24

PORTWAKECAP register. . . . . . . . . . . . . . . . 24

8.2.2.1

8.2.2.2

8.2.2.3

Host Controller . . . . . . . . . . . . . . . . . . . . . . . . 65

USBCMD register. . . . . . . . . . . . . . . . . . . . . . 65

11.3.1

continued >>

9397 750 14223

Product data sheet

Rev. 01 — 14 July 2005

97 of 98

ISP1562

Philips Semiconductors

USB PCI Host Controller

11.3.2

11.3.3

11.3.4

11.3.5

11.3.6

11.3.7

11.3.8

USBSTS register . . . . . . . . . . . . . . . . . . . . . . 67

USBINTR register. . . . . . . . . . . . . . . . . . . . . . 69

FRINDEX register. . . . . . . . . . . . . . . . . . . . . . 71

PERIODICLISTBASE register . . . . . . . . . . . . 72

ASYNCLISTADDR register. . . . . . . . . . . . . . . 73

CONFIGFLAG register . . . . . . . . . . . . . . . . . . 74

PORTSC registers 1, 2. . . . . . . . . . . . . . . . . . 74

12

Power consumption. . . . . . . . . . . . . . . . . . . . . 79

Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 80

Recommended operating conditions. . . . . . . 80

Static characteristics. . . . . . . . . . . . . . . . . . . . 81

Dynamic characteristics . . . . . . . . . . . . . . . . . 83

Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

Package outline . . . . . . . . . . . . . . . . . . . . . . . . 87

13

14

15

16

16.1

17

18

18.1

Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88

Introduction to soldering surface mount

packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88

Reﬂow soldering . . . . . . . . . . . . . . . . . . . . . . . 88

Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 88

Manual soldering . . . . . . . . . . . . . . . . . . . . . . 89

Package related soldering information . . . . . . 89

18.2

18.3

18.4

18.5

19

20

21

22

23

24

25

26

Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 90

References . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

Revision history. . . . . . . . . . . . . . . . . . . . . . . . 91

Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 92

Deﬁnitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

Contact information . . . . . . . . . . . . . . . . . . . . 92

All rights are reserved. Reproduction in whole or in part is prohibited without the prior

written consent of the copyright owner. The information presented in this document does

not form part of any quotation or contract, is believed to be accurate and reliable and may

be changed without notice. No liability will be accepted by the publisher for any

consequence of its use. Publication thereof does not convey nor imply any license under

patent- or other industrial or intellectual property rights.

Date of release: 14 July 2005

Document number: 9397 750 14223

Published in The Netherlands


型号：	ISP1562BE
厂家：	NXP
描述：	Hi-Speed Universal Serial Bus PCI Host Controller 高速通用串行总线PCI主机控制器总线控制器微控制器和处理器外围集成电路 PC 时钟
文件：	总98页 (文件大小：421K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

ISP1562BE [NXP]

相关型号：

ISP1562BE,518

ISP1562BE,551

ISP1563

ISP1563BM

ISP1564

ISP1564ET

ISP1564ET,518

ISP1564ET,551

ISP1564HL

ISP1564HL,518

ISP1564HL,551

ISP1568AET