LPC2101FBD48,151_技术文档

LPC2101/02/03

Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB

ﬂash with ISP/IAP, fast ports and 10-bit ADC

Rev. 04 — 2 June 2009

Product data sheet

1. General description

The LPC2101/02/03 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with

real-time emulation that combines the microcontroller with 8 kB, 16 kB or 32 kB of

embedded high-speed ﬂash memory. A 128-bit wide memory interface and a unique

accelerator architecture enable 32-bit code execution at the maximum clock rate. For

critical performance in interrupt service routines and DSP algorithms, this increases

performance up to 30 % over Thumb mode. For critical code size applications, the

alternative 16-bit Thumb mode reduces code by more than 30 % with minimal

performance penalty.

Due to their tiny size and low power consumption, the LPC2101/02/03 are ideal for

applications where miniaturization is a key requirement. A blend of serial communications

interfaces ranging from multiple UARTs, SPI to SSP and two I²C-buses, combined with

on-chip SRAM of 2 kB/4 kB/8 kB, make these devices very well suited for communication

gateways and protocol converters. The superior performance also makes these devices

suitable for use as math coprocessors. Various 32-bit and 16-bit timers, an improved

10-bit ADC, PWM features through output match on all timers, and 32 fast GPIO lines with

up to nine edge or level sensitive external interrupt pins make these microcontrollers

particularly suitable for industrial control and medical systems.

2. Features

2.1 Enhanced features

Enhanced features are available in parts LPC2101/02/03 labelled Revision A and higher:

I Deep power-down mode with option to retain SRAM memory and/or RTC.

I Three levels of ﬂash Code Read Protection (CRP) implemented.

2.2 Key features

I 16-bit/32-bit ARM7TDMI-S microcontroller in tiny LQFP48 and HVQFN48 packages.

I 2 kB/4 kB/8 kB of on-chip static RAM and 8 kB/16 kB/32 kB of on-chip ﬂash program

memory. 128-bit wide interface/accelerator enables high-speed 70 MHz operation.

I ISP/IAP via on-chip bootloader software. Single ﬂash sector or full chip erase in

100 ms and programming of 256 bytes in 1 ms.

I EmbeddedICE-RT offers real-time debugging with the on-chip RealMonitor software.

I The 10-bit ADC provides eight analog inputs, with conversion times as low as 2.44 µs

per channel and dedicated result registers to minimize interrupt overhead.

I Two 32-bit timers/external event counters with combined seven capture and seven

compare channels.

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

I Two 16-bit timers/external event counters with combined three capture and seven

compare channels.

I Low power Real-Time Clock (RTC) with independent power and dedicated 32 kHz

clock input.

I Multiple serial interfaces including two UARTs (16C550), two Fast I²C-buses

(400 kbit/s), SPI and SSP with buffering and variable data length capabilities.

I Vectored interrupt controller with conﬁgurable priorities and vector addresses.

I Up to thirty-two, 5 V tolerant fast general purpose I/O pins.

I Up to 13 edge or level sensitive external interrupt pins available.

I 70 MHz maximum CPU clock available from programmable on-chip PLL with a

possible input frequency of 10 MHz to 25 MHz and a settling time of 100 µs.

I On-chip integrated oscillator operates with an external crystal in the range from 1 MHz

to 25 MHz.

I Power saving modes include Idle mode, Power-down mode with RTC active, and

Power-down mode.

I Individual enable/disable of peripheral functions as well as peripheral clock scaling for

additional power optimization.

I Processor wake-up from Power-down and Deep power-down (Revision A and higher)

mode via external interrupt or RTC.

3. Ordering information

Table 1.

Ordering information

Type number

Package

Name

Description

Version

LPC2101FBD48

LPC2102FBD48

LPC2103FBD48

LPC2102FHN48

LQFP48

HVQFN48

plastic low proﬁle quad ﬂat package; 48 leads; body 7 × 7 × 1.4 mm

SOT313-2

SOT619-7

plastic thermal enhanced very thin quad ﬂat package; no leads;

48 terminals; body 7 × 7 × 0.85 mm

LPC2103FHN48

HVQFN48

plastic thermal enhanced very thin quad ﬂat package; no leads;

48 terminals; body 7 × 7 × 0.85 mm

SOT619-7

SOT778-3

LPC2103FHN48H HVQFN48

plastic thermal enhanced very thin quad ﬂat package; no leads;

48 terminals; body 6 × 6 × 0.85 mm

3.1 Ordering options

Table 2.

Ordering options

Type number

Flash memory RAM

ADC

Temperature

range (°C)

LPC2101FBD48

LPC2102FBD48

LPC2103FBD48

LPC2102FHN48

LPC2103FHN48

LPC2103FHN48H

8 kB

2 kB

4 kB

8 kB

4 kB

8 kB

8 inputs

−40 to +85

16 kB

32 kB

16 kB

32 kB

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

2 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

4. Block diagram

TMS

TDI

XTAL2 V

V

DD(3V3) DD(1V8)

XTAL1 RST

V

TRST

TCK

TDO

SS

LPC2101/2102/2103

TEST/DEBUG

INTERFACE

HIGH SPEED

GENERAL

PURPOSE I/O

SYSTEM

FUNCTIONS

PLL

P0[31:0]

8 kB

BOOT ROM

ARM7TDMI-S

system

clock

AHB BRIDGE

VECTORED

INTERRUPT

CONTROLLER

ARM7 local bus

AMBA AHB

(Advanced High-performance Bus)

INTERNAL

SRAM

CONTROLLER

MEMORY

ACCELERATOR

2 kB/4 kB/

8 kB SRAM

8 kB/16 kB/

32 kB FLASH

AHB TO APB

BRIDGE

APB (ARM

peripheral bus)

(1)

SCL0, SCL1

2

EINT2 to

EINT0

I C-BUS SERIAL

EXTERNAL

INTERRUPTS

(1)

INTERFACES 0 AND 1

SDA0, SDA1

(1)

3 × CAP0

4 × CAP1

3 × CAP2

(1)

SCK0, SCK1

CAPTURE/COMPARE

EXTERNAL COUNTER

TIMER 0/TIMER 1/

(1)

SPI AND SSP

SERIAL INTERFACES

MOSI0, MOSI1

MISO0, MISO1

SSEL0, SSEL1

(1)

3 × MAT0

(1)

4 × MAT1

TIMER 2/TIMER 3

(1)

3 × MAT2

(1)

4 × MAT3

(1)

TXD0, TXD1

(1)

RXD0, RXD1

AD0[7:0]

P0[31:0]

ADC

UART0/UART1

DSR1, CTS1,

RTS1, DTR1

DCD1, RI1

RTCX1

RTCX2

VBAT

GENERAL

PURPOSE I/O

REAL-TIME CLOCK

SYSTEM CONTROL

WATCHDOG

TIMER

002aab814

(1) Pins shared with GPIO.

Fig 1. Block diagram

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

3 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

5. Pinning information

5.1 Pinning

1

2

36

35

34

33

32

31

30

29

28

27

26

25

P0.19/MAT1.2/MISO1

P0.11/CTS1/CAP1.1/AD0.4

P0.10/RTS1/CAP1.0/AD0.3

P0.24/AD0.2

P0.20/MAT1.3/MOSI1

P0.21/SSEL1/MAT3.0

VBAT

3

4

P0.23/AD0.1

5

V

P0.22/AD0.0

DD(1V8)

LPC2101FBD48

LPC2102FBD48

LPC2103FBD48

6

RST

V

SSA

7

V

P0.9/RXD1/MAT2.2

P0.8/TXD1/MAT2.1

P0.7/SSEL0/MAT2.0

DBGSEL

SS

8

P0.27/TRST/CAP2.0

P0.28/TMS/CAP2.1

P0.29/TCK/CAP2.2

XTAL1

9

10

11

12

RTCK

XTAL2

RTCX2

002aab821

Fig 2. Pin conﬁguration (LQFP48)

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

4 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

terminal 1

index area

1

2

36

35

34

33

32

31

30

29

28

27

26

25

P0.19/MAT1.2/MISO1

P0.20/MAT1.3/MOSI1

P0.21/SSEL1/MAT3.0

VBAT

P0.11/CTS1/CAP1.1/AD0.4

P0.10/RTS1/CAP1.0/AD0.3

P0.24/AD0.2

3

4

P0.23/AD0.1

5

V

P0.22/AD0.0

DD(1V8)

LPC2102FHN48

LPC2103FHN48

LPC2103FHN48H

6

RST

V

SSA

7

V

SS

P0.9/RXD1/MAT2.2

P0.8/TXD1/MAT2.1

P0.7/SSEL0/MAT2.0

DBGSEL

8

P0.27/TRST/CAP2.0

P0.28/TMS/CAP2.1

P0.29/TCK/CAP2.2

XTAL1

9

10

11

12

RTCK

XTAL2

RTCX2

002aad918

Transparent top view

Fig 3. Pin conﬁguration (HVQFN48)

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

5 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

5.2 Pin description

Table 3.

Symbol

Pin description

Type

Description

P0.0 to P0.31

I/O

Port 0: Port 0 is a 32-bit I/O port with individual direction controls for each bit.

A total of 31 pins of the Port 0 can be used as general purpose bidirectional

digital I/Os while P0.31 is an output only pin. The operation of port 0 pins

depends upon the pin function selected via the pin connect block.

P0.0/TXD0/

MAT3.1

13^[1]

14^[1]

18^[2]

21^[2]

22^[1]

23^[1]

I/O

O

P0.0 — General purpose input/output digital pin.

TXD0 — Transmitter output for UART0.

O

MAT3.1 — PWM output 1 for Timer 3.

P0.1/RXD0/

MAT3.2

I/O

I

P0.1 — General purpose input/output digital pin.

RXD0 — Receiver input for UART0.

O

MAT3.2 — PWM output 2 for Timer 3.

P0.2/SCL0/

CAP0.0

I/O

I

P0.2 — General purpose input/output digital pin. Output is open-drain.

SCL0 — I²C0 clock Input/output. Open-drain output (for I²C-bus compliance).

CAP0.0 — Capture input for Timer 0, channel 0.

P0.3/SDA0/

MAT0.0

I/O

O

P0.3 — General purpose input/output digital pin. Output is open-drain.

SDA0 — I²C0 data input/output. Open-drain output (for I²C-bus compliance).

MAT0.0 — PWM output for Timer 0, channel 0. Output is open-drain.

P0.4 — General purpose input/output digital pin.

P0.4/SCK0/

CAP0.1

I/O

I

SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave.

CAP0.1 — Capture input for Timer 0, channel 1.

P0.5/MISO0/

MAT0.1

I/O

P0.5 — General purpose input/output digital pin.

MISO0 — Master In Slave Out for SPI0. Data input to SPI master or data

output from SPI slave.

O

MAT0.1 — PWM output for Timer 0, channel 1.

P0.6 — General purpose input/output digital pin.

P0.6/MOSI0/

CAP0.2

24^[1]

I/O

MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data

input to SPI slave.

I

CAP0.2 — Capture input for Timer 0, channel 2.

P0.7 — General purpose input/output digital pin.

SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.

MAT2.0 — PWM output for Timer 2, channel 0.

P0.8 — General purpose input/output digital pin.

TXD1 — Transmitter output for UART1.

P0.7/SSEL0/

MAT2.0

28^[1]

29^[1]

30^[1]

35^[3]

I/O

I

O

I/O

O

I/O

I

P0.8/TXD1/

MAT2.1

MAT2.1 — PWM output for Timer 2, channel 1.

P0.9 — General purpose input/output digital pin.

RXD1 — Receiver input for UART1.

P0.9/RXD1/

MAT2.2

O

I/O

O

I

MAT2.2 — PWM output for Timer 2, channel 2.

P0.10 — General purpose input/output digital pin.

RTS1 — Request to Send output for UART1.

CAP1.0 — Capture input for Timer 1, channel 0.

AD0.3 — ADC 0, input 3.

P0.10/RTS1/

CAP1.0/AD0.3

I

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

6 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

Table 3.

Symbol

Pin description …continued

Type

Description

P0.11/CTS1/

CAP1.1/AD0.4

36^[3]

I/O

I

P0.11 — General purpose input/output digital pin.

CTS1 — Clear to Send input for UART1.

I

CAP1.1 — Capture input for Timer 1, channel 1.

AD0.4 — ADC 0, input 4.

I

P0.12/DSR1/

MAT1.0/AD0.5

37^[3]

I/O

I

P0.12 — General purpose input/output digital pin.

DSR1 — Data Set Ready input for UART1.

MAT1.0 — PWM output for Timer 1, channel 0.

AD0.5 — ADC 0, input 5.

O

I

P0.13/DTR1/

MAT1.1

41^[1]

I/O

O

I/O

I

P0.13 — General purpose input/output digital pin.

DTR1 — Data Terminal Ready output for UART1.

MAT1.1 — PWM output for Timer 1, channel 1.

P0.14 — General purpose input/output digital pin.

DCD1 — Data Carrier Detect input for UART1.

SCK1 — Serial Clock for SPI1. SPI clock output from master or input to slave.

EINT1 — External interrupt 1 input.

P0.14/DCD1/

SCK1/EINT1

44^[4][5]

I/O

I

P0.15/RI1/

EINT2

45^[4]

I/O

I

P0.15 — General purpose input/output digital pin.

RI1 — Ring Indicator input for UART1.

I

EINT2 — External interrupt 2 input.

P0.16/EINT0/

MAT0.2

46^[4]

I/O

I

P0.16 — General purpose input/output digital pin.

EINT0 — External interrupt 0 input.

O

I/O

MAT0.2 — PWM output for Timer 0, channel 2.

P0.17/CAP1.2/ 47^[6]

SCL1

P0.17 — General purpose input/output digital pin. The output is not

open-drain.

I

CAP1.2 — Capture input for Timer 1, channel 2.

I/O

SCL1 — I²C1 clock Input/output. This pin is an open-drain output if I²C1

function is selected in the pin connect block.

P0.18/CAP1.3/ 48^[6]

SDA1

I/O

P0.18 — General purpose input/output digital pin. The output is not

open-drain.

I

CAP1.3 — Capture input for Timer 1, channel 3.

I/O

SDA1 — I²C1 data Input/output. This pin is an open-drain output if I²C1

function is selected in the pin connect block.

P0.19/MAT1.2/ 1^[1]

MISO1

I/O

O

P0.19 — General purpose input/output digital pin.

MAT1.2 — PWM output for Timer 1, channel 2.

I/O

MISO1 — Master In Slave Out for SSP. Data input to SSP master or data

output from SSP slave.

P0.20/MAT1.3/ 2^[1]

MOSI1

I/O

O

P0.20 — General purpose input/output digital pin.

MAT1.3 — PWM output for Timer 1, channel 3.

I/O

MOSI1 — Master Out Slave for SSP. Data output from SSP master or data

input to SSP slave.

P0.21/SSEL1/

MAT3.0

3^[1]

I/O

I

P0.21 — General purpose input/output digital pin.

SSEL1 — Slave Select for SPI1. Selects the SPI interface as a slave.

MAT3.0 — PWM output for Timer 3, channel 0.

O

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

7 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

Table 3.

Pin description …continued

Symbol

Type

Description

P0.22/AD0.0

32^[3]

I/O

P0.22 — General purpose input/output digital pin.

AD0.0 — ADC 0, input 0.

I

P0.23/AD0.1

P0.24/AD0.2

P0.25/AD0.6

P0.26/AD0.7

33^[3]

34^[3]

38^[3]

39^[3]

8^[1]

I/O

P0.23 — General purpose input/output digital pin.

AD0.1 — ADC 0, input 1.

I

I/O

P0.24 — General purpose input/output digital pin.

AD0.2 — ADC 0, input 2.

I

I/O

P0.25 — General purpose input/output digital pin.

AD0.6 — ADC 0, input 6.

I

I/O

P0.26 — General purpose input/output digital pin.

AD0.7 — ADC 0, input 7.

I

P0.27/TRST/

CAP2.0

I/O

I

P0.27 — General purpose input/output digital pin.

TRST — Test Reset for JTAG interface. If DBGSEL is HIGH, this pin is

automatically conﬁgured for use with EmbeddedICE (Debug mode).

I

CAP2.0 — Capture input for Timer 2, channel 0.

P0.28 — General purpose input/output digital pin.

P0.28/TMS/

CAP2.1

9^[1]

I/O

I

TMS — Test Mode Select for JTAG interface. If DBGSEL is HIGH, this pin is

automatically conﬁgured for use with EmbeddedICE (Debug mode).

I

CAP2.1 — Capture input for Timer 2, channel 1.

P0.29 — General purpose input/output digital pin.

TCK — Test Clock for JTAG interface. This clock must be slower than ¹⁄₆of the

CPU clock (CCLK) for the JTAG interface to operate. If DBGSEL is HIGH, this

pin is automatically conﬁgured for use with EmbeddedICE (Debug mode).

P0.29/TCK/

CAP2.2

10^[1]

I/O

I

CAP2.2 — Capture input for Timer 2, channel 2.

P0.30 — General purpose input/output digital pin.

P0.30/TDI/

MAT3.3

15^[1]

I/O

I

TDI — Test Data In for JTAG interface. If DBGSEL is HIGH, this pin is

automatically conﬁgured for use with EmbeddedICE (Debug mode).

O

MAT3.3 — PWM output 3 for Timer 3.

P0.31/TDO

16^[1]

P0.31 — General purpose output only digital pin.

TDO — Test Data Out for JTAG interface. If DBGSEL is HIGH, this pin is

automatically conﬁgured for use with EmbeddedICE (Debug mode).

RTCX1

RTCX2

RTCK

20^[7][8]

25^[7][8]

26^[7]

I

Input to the RTC oscillator circuit. Input voltage must not exceed 1.8 V.

Output from the RTC oscillator circuit.

O

I/O

Returned test clock output: Extra signal added to the JTAG port. Assists

debugger synchronization when processor frequency varies. Bidirectional pin

with internal pull-up.

XTAL1

11

I

Input to the oscillator circuit and internal clock generator circuits. Input voltage

must not exceed 1.8 V.

XTAL2

12

27

O

I

Output from the oscillator ampliﬁer.

DBGSEL

Debug select: When LOW, the part operates normally. When externally

pulled HIGH at reset, P0.27 to P0.31 are conﬁgured as JTAG port, and the

part is in Debug mode^[9]. Input with internal pull-down.

RST

6

I

External reset input: A LOW on this pin resets the device, causing I/O ports

and peripherals to take on their default states and processor execution to

begin at address 0. TTL with hysteresis, 5 V tolerant.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

8 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

Table 3.

Symbol

V_SS

Pin description …continued

Type

Description

7, 19, 43

31

I

Ground: 0 V reference.

V_SSA

Analog ground: 0 V reference. This should be nominally the same voltage as

_SSbut should be isolated to minimize noise and error.

V

V_DDA

42

5

I

Analog 3.3 V power supply: This should be nominally the same voltage as

_DD(3V3)but should be isolated to minimize noise and error. The level on this

pin also provides a voltage reference level for the ADC.

V

V_DD(1V8)

1.8 V core power supply: This is the power supply voltage for internal

circuitry and the on-chip PLL.

V_DD(3V3)

VBAT

17, 40

4

I

3.3 V pad power supply: This is the power supply voltage for the I/O ports.

RTC power supply: 3.3 V on this pin supplies the power to the RTC.

[1] 5 V tolerant (if V_DD(3V3)and V_DDA≥ 3.0 V) pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.

[2] Open-drain 5 V tolerant (if V_DD(3V3)and V_DDA≥ 3.0 V) digital I/O I²C-bus 400 kHz speciﬁcation compatible pad. It requires external

pull-up to provide an output functionality. Open-drain conﬁguration applies to ALL functions on that pin.

[3] 5 V tolerant (if V_DD(3V3)and V_DDA≥ 3.0 V) pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and

analog input function. If conﬁgured for an input function, this pad utilizes built-in glitch ﬁlter that blocks pulses shorter than 3 ns. When

conﬁgured as an ADC input, digital section of the pad is disabled.

[4] 5 V tolerant (if V_DD(3V3)and V_DDA≥ 3.0 V) pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.

If conﬁgured for an input function, this pad utilizes built-in glitch ﬁlter that blocks pulses shorter than 3 ns.

[5] A LOW level during reset on pin P0.14 is considered as an external hardware request to start the ISP command handler.

[6] Open-drain 5 V tolerant (if V_DD(3V3)and V_DDA≥ 3.0 V) digital I/O I²C-bus 400 kHz speciﬁcation compatible pad. It requires external

pull-up to provide an output functionality. Open-drain conﬁguration applies only to I²C function on that pin.

[7] Pad provides special analog functionality.

[8] For lowest power consumption, pin should be left ﬂoating when the RTC is not used.

[9] See LPC2101/02/03 User manual UM10161 for details.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

9 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6. Functional description

6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high

performance and very low power consumption. The ARM architecture is based on

Reduced Instruction Set Computer (RISC) principles, and the instruction set and related

decode mechanism are much simpler than those of microprogrammed Complex

Instruction Set Computers (CISC). This simplicity results in a high instruction throughput

and impressive real-time interrupt response from a small and cost-effective processor

core.

Pipeline techniques are employed so that all parts of the processing and memory systems

can operate continuously. Typically, while one instruction is being executed, its successor

is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as

Thumb, which makes it ideally suited to high-volume applications with memory

restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the

ARM7TDMI-S processor has two instruction sets:

• The standard 32-bit ARM set.

• A 16-bit Thumb set.

The Thumb set’s 16-bit instruction length allows it to approach twice the density of

standard ARM code while retaining most of the ARM’s performance advantage over a

traditional 16-bit processor using 16-bit registers. This is possible because Thumb code

operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the

performance of an equivalent ARM processor connected to a 16-bit memory system.

The particular ﬂash implementation in the LPC2101/02/03 allows for full speed execution

also in ARM mode. It is recommended to program performance critical and short code

sections in ARM mode. The impact on the overall code size will be minimal but the speed

can be increased by 30 % over Thumb mode.

6.2 On-chip ﬂash program memory

The LPC2101/02/03 incorporate a 8 kB, 16 kB or 32 kB ﬂash memory system

respectively. This memory may be used for both code and data storage. Programming of

the ﬂash memory may be accomplished in several ways. It may be programmed in system

via the serial port. The application program may also erase and/or program the ﬂash while

the application is running, allowing a great degree of ﬂexibility for data storage ﬁeld

ﬁrmware upgrades, etc. The entire ﬂash memory is available for user code as the

bootloader resides in a separate memory.

The LPC2101/02/03 ﬂash memory provides a minimum of 100,000 erase/write cycles and

20 years of data-retention memory.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

10 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6.3 On-chip static RAM

On-chip static RAM may be used for code and/or data storage. The SRAM may be

accessed as 8-bits, 16-bits, and 32-bits. The LPC2101/02/03 provide 2 kB, 4 kB or 8 kB of

static RAM.

6.4 Memory map

The LPC2101/02/03 memory map incorporates several distinct regions, as shown in

Figure 4.

In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either

ﬂash memory (the default) or on-chip static RAM. This is described in Section 6.17

“System control”.

4.0 GB

0xFFFF FFFF

AHB PERIPHERALS

0xF000 0000

0xE000 0000

3.75 GB

3.5 GB

APB PERIPHERALS

0xC000 0000

3.0 GB

RESERVED ADDRESS SPACE

0x8000 0000

0x7FFF FFFF

2.0 GB

BOOT BLOCK

0x7FFF E000

0x7FFF DFFF

RESERVED ADDRESS SPACE

0x4000 2000

0x4000 1FFF

8 kB ON-CHIP STATIC RAM (LPC2103)

0x4000 1000

0x4000 0FFF

4 kB ON-CHIP STATIC RAM (LPC2102)

2 kB ON-CHIP STATIC RAM (LPC2101)

RESERVED ADDRESS SPACE

0x4000 0800

0x4000 07FF

0x4000 0000

1.0 GB

0x0000 8000

0x0000 7FFF

32 kB ON-CHIP NON-VOLATILE MEMORY

(LPC2103)

0x0000 4000

0x0000 3FFF

16 kB ON-CHIP NON-VOLATILE MEMORY

(LPC2102)

0x0000 2000

0x0000 1FFF

8 kB ON-CHIP NON-VOLATILE MEMORY

(LPC2101)

0x0000 0000

0.0 GB

002aab822

Fig 4. LPC2101/02/03 memory map

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

11 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6.5 Interrupt controller

The VIC accepts all of the interrupt request inputs and categorizes them as FIQ, vectored

IRQ, and non-vectored IRQ as deﬁned by programmable settings. The programmable

assignment scheme means that priorities of interrupts from the various peripherals can be

dynamically assigned and adjusted.

FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC

combines the requests to produce the FIQ signal to the ARM processor. The fastest

possible FIQ latency is achieved when only one request is classiﬁed as FIQ, because then

the FIQ service routine does not need to branch into the interrupt service routine but can

run from the interrupt vector location. If more than one request is assigned to the FIQ

class, the FIQ service routine will read a word from the VIC that identiﬁes which FIQ

source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned

to this category. Any of the interrupt requests can be assigned to any of the 16 vectored

IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce

the IRQ signal to the ARM processor. The IRQ service routine can start by reading a

register from the VIC and jumping there. If any of the vectored IRQs are pending, the VIC

provides the address of the highest-priority requesting IRQs service routine, otherwise it

provides the address of a default routine that is shared by all the non-vectored IRQs. The

default routine can read another VIC register to see what IRQs are active.

6.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the Vectored Interrupt

Controller, but may have several internal interrupt ﬂags. Individual interrupt ﬂags may also

represent more than one interrupt source.

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one

function. Conﬁguration registers control the multiplexers to allow connection between the

pin and the on chip peripherals. Peripherals should be connected to the appropriate pins

prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any

enabled peripheral function that is not mapped to a related pin should be considered

undeﬁned.

The pin control module with its pin select registers deﬁnes the functionality of the

microcontroller in a given hardware environment.

After reset all pins of Port 0 are conﬁgured as input with the following exceptions: If the

DBGSEL pin is HIGH (Debug mode enabled), the JTAG pins will assume their JTAG

functionality for use with EmbeddedICE and cannot be conﬁgured via the pin connect

block.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

12 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6.7 Fast general purpose parallel I/O

Device pins that are not connected to a speciﬁc peripheral function are controlled by the

GPIO registers. Pins may be dynamically conﬁgured as inputs or outputs. Separate

registers allow setting or clearing any number of outputs simultaneously. The value of the

output register may be read back, as well as the current state of the port pins.

LPC2101/02/03 introduce accelerated GPIO functions over prior LPC2000 devices:

• GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing.

• Mask registers allow treating sets of port bits as a group, leaving other bits

unchanged.

• All GPIO registers are byte addressable.

• Entire port value can be written in one instruction.

6.7.1 Features

• Bit-level set and clear registers allow a single instruction set or clear of any number of

bits in one port.

• Direction control of individual bits.

• Separate control of output set and clear.

• All I/O default to inputs after reset.

6.8 10-bit ADC

The LPC2101/02/03 contain one ADC. It is a single 10-bit successive approximation ADC

with eight channels.

6.8.1 Features

• Measurement range of 0 V to 3.3 V.

• Each converter capable of performing more than 400,000 10-bit samples per second.

• Burst conversion mode for single or multiple inputs.

• Optional conversion on transition on input pin or Timer Match signal.

• Every analog input has a dedicated result register to reduce interrupt overhead.

6.9 UARTs

The LPC2101/02/03 each contain two UARTs. In addition to standard transmit and

receive data lines, UART1 also provides a full modem control handshake interface.

Compared to previous LPC2000 microcontrollers, UARTs in LPC2101/02/03 include a

fractional baud rate generator for both UARTs. Standard baud rates such as 115200 can

be achieved with any crystal frequency above 2 MHz.

6.9.1 Features

• 16 byte Receive and Transmit FIFOs.

• Register locations conform to 16C550 industry standard.

• Receiver FIFO trigger points at 1, 4, 8, and 14 bytes

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

13 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

• Built-in fractional baud rate generator covering wide range of baud rates without a

need for external crystals of particular values.

• Transmission FIFO control enables implementation of software (XON/XOFF) ﬂow

control on both UARTs.

• UART1 is equipped with standard modem interface signals. This module also

provides full support for hardware ﬂow control (auto-CTS/RTS).

6.10 I²C-bus serial I/O controllers

The LPC2101/02/03 each contain two I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a Serial Clock Line

(SCL), and a Serial Data Line (SDA). Each device is recognized by a unique address and

can operate as either a receiver-only device (e.g., LCD driver) or a transmitter with the

capability to both receive and send information such as serial memory. Transmitters

and/or receivers can operate in either master or slave mode, depending on whether the

chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus,

it can be controlled by more than one bus master connected to it.

The I²C-bus implemented in LPC2101/02/03 supports bit rates up to 400 kbit/s (Fast

I²C-bus).

6.10.1 Features

• Compliant with standard I²C-bus interface.

• Easy to conﬁgure as Master, Slave, or Master/Slave.

• Programmable clocks allow versatile rate control.

• Bidirectional data transfer between masters and slaves.

• Multi-master bus (no central master).

• Arbitration between simultaneously transmitting masters without corruption of serial

data on the bus.

• Serial clock synchronization allows devices with different bit rates to communicate via

one serial bus.

• Serial clock synchronization can be used as a handshake mechanism to suspend and

resume serial transfer.

• The I²C-bus can also be used for test and diagnostic purposes.

6.11 SPI serial I/O controller

The LPC2101/02/03 each contain one SPI controller. The SPI is a full duplex serial

interface, designed to handle multiple masters and slaves connected to a given bus. Only

a single master and a single slave can communicate on the interface during a given data

transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the

slave, and the slave always sends 8 bits to 16 bits of data to the master.

6.11.1 Features

• Compliant with SPI speciﬁcation.

• Synchronous, Serial, Full Duplex, Communication.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

14 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

• Combined SPI master and slave.

• Maximum data bit rate of one eighth of the input clock rate.

6.12 SSP serial I/O controller

The LPC2101/02/03 each contain one SSP. The SSP controller is capable of operation on

a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the

bus. However, only a single master and a single slave can communicate on the bus during

a given data transfer. The SSP supports full duplex transfers, with data frames of 4 bits to

16 bits ﬂowing from the master to the slave and from the slave to the master. Often only

one of these data streams carries meaningful data.

6.12.1 Features

• Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National

Semiconductor’s Microwire buses

• Synchronous serial communication

• Master or slave operation

• 8-frame FIFOs for both transmit and receive

• Four bits to 16 bits per frame

6.13 General purpose 32-bit timers/external event counters

The Timer/Counter is designed to count cycles of the Peripheral Clock (PCLK) or an

externally supplied clock and optionally generate interrupts or perform other actions at

speciﬁed timer values, based on four match registers. It also includes four capture inputs

to trap the timer value when an input signal transitions, optionally generating an interrupt.

Multiple pins can be selected to perform a single capture or match function, providing an

application with ‘or’ and ‘and’, as well as ‘broadcast’ functions among them.

The LPC2101/02/03 can count external events on one of the capture inputs if the

minimum external pulse is equal or longer than a period of the PCLK. In this conﬁguration,

unused capture lines can be selected as regular timer capture inputs or used as external

interrupts.

6.13.1 Features

• A 32-bit timer/counter with a programmable 32-bit prescaler.

• External event counter or timer operation.

• Four 32-bit capture channels per timer/counter that can take a snapshot of the timer

value when an input signal transitions. A capture event may also optionally generate

an interrupt.

• Four 32-bit match registers that allow:

– Continuous operation with optional interrupt generation on match.

– Stop timer on match with optional interrupt generation.

– Reset timer on match with optional interrupt generation.

• Four external outputs per timer/counter corresponding to match registers, with the

following capabilities:

– Set LOW on match.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

15 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

– Set HIGH on match.

– Toggle on match.

– Do nothing on match.

6.14 General purpose 16-bit timers/external event counters

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an

externally supplied clock and optionally generate interrupts or perform other actions at

speciﬁed timer values, based on four match registers. It also includes three capture inputs

to trap the timer value when an input signal transitions, optionally generating an interrupt.

Multiple pins can be selected to perform a single capture or match function, providing an

application with ‘or’ and ‘and’, as well as ‘broadcast’ functions among them.

The LPC2101/02/03 can count external events on one of the capture inputs if the

minimum external pulse is equal or longer than a period of the PCLK. In this conﬁguration,

unused capture lines can be selected as regular timer capture inputs or used as external

interrupts.

6.14.1 Features

• Two 16-bit timer/counters with a programmable 16-bit prescaler.

• External event counter or timer operation.

• Three 16-bit capture channels that can take a snapshot of the timer value when an

input signal transitions. A capture event may also optionally generate an interrupt.

• Four 16-bit match registers that allow:

– Continuous operation with optional interrupt generation on match.

– Stop timer on match with optional interrupt generation.

– Reset timer on match with optional interrupt generation.

• Four external outputs per timer/counter corresponding to match registers, with the

following capabilities:

– Set LOW on match.

– Set HIGH on match.

– Toggle on match.

– Do nothing on match.

6.15 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of

time if it enters an erroneous state. When enabled, the watchdog will generate a system

reset if the user program fails to ‘feed’ (or reload) the watchdog within a predetermined

amount of time.

6.15.1 Features

• Internally resets chip if not periodically reloaded.

• Debug mode.

• Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be

disabled.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

16 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

• Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.

• Flag to indicate watchdog reset.

• Programmable 32-bit timer with internal pre-scaler.

• Selectable time period from (T_PCLK× 256 × 4) to (T_PCLK× 2³²× 4) in multiples of

T

_PCLK× 4.

6.16 Real-time clock

The Real-Time Clock (RTC) is designed to provide a set of counters to measure time

when normal or idle operating mode is selected. The RTC has been designed to use little

power, making it suitable for battery powered systems where the CPU is not running

continuously (Idle mode).

6.16.1 Features

• Measures the passage of time to maintain a calendar and clock.

• Ultra-low power design to support battery powered systems.

• Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day

of Year.

• Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the

external crystal/oscillator input at XTAL1. The programmable reference clock divider

allows ﬁne adjustment of the RTC.

• Dedicated power supply pin can be connected to a battery or the main 3.3 V.

6.17 System control

6.17.1 Crystal oscillator

The on-chip integrated oscillator operates with external crystal in range of 1 MHz to

25 MHz. The oscillator output frequency is called f_oscand the ARM processor clock

frequency is referred to as CCLK for purposes of rate equations, etc. f_oscand CCLK are

the same value unless the PLL is running and connected. Refer to Section 6.17.2 “PLL”

and Section 10.1 “XTAL1 input” for additional information.

6.17.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input

frequency is multiplied up into the range of 10 MHz to 70 MHz with a Current Controlled

Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the

multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper

frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so

there is an additional divider in the loop to keep the CCO within its frequency range while

the PLL is providing the desired output frequency. The output divider may be set to divide

by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2,

it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and

bypassed following a chip reset and may be enabled by software. The program must

conﬁgure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a

clock source. The PLL settling time is 100 µs.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

17 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6.17.3 Reset and wake-up timer

Reset has two sources on the LPC2101/02/03: the RST pin and watchdog reset. The RST

pin is a Schmitt trigger input pin with an additional glitch ﬁlter. Assertion of chip reset by

any source starts the wake-up timer (see wake-up timer description below), causing the

internal chip reset to remain asserted until the external reset is de-asserted, the oscillator

is running, a ﬁxed number of clocks have passed, and the on-chip ﬂash controller has

completed its initialization.

When the internal reset is removed, the processor begins executing at address 0, which is

the reset vector. At that point, all of the processor and peripheral registers have been

initialized to predetermined reset values.

The wake-up timer ensures that the oscillator and other analog functions required for chip

operation are fully functional before the processor is allowed to execute instructions. This

is important at power on, all types of reset, and whenever any of the aforementioned

functions are turned off for any reason. Since the oscillator and other functions are turned

off during Power-down and Deep power-down mode, any wake-up of the processor from

the Power-down modes makes use of the wake-up timer.

The wake-up timer monitors the crystal oscillator as the means of checking whether it is

safe to begin code execution. When power is applied to the chip, or some event caused

the chip to exit Power-down mode, some time is required for the oscillator to produce a

signal of sufﬁcient amplitude to drive the clock logic. The amount of time depends on

many factors, including the rate of V_DDramp (in the case of power on), the type of crystal

and its electrical characteristics (if a quartz crystal is used), as well as any other external

circuitry (e.g., capacitors), and the characteristics of the oscillator itself under the existing

ambient conditions.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

18 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6.17.4 Code security (Code Read Protection - CRP)

This feature of the LPC2101/02/03 allows user to enable different levels of security in the

system so that access to the on-chip ﬂash and use of the JTAG and ISP can be restricted.

When needed, CRP is invoked by programming a speciﬁc pattern into a dedicated ﬂash

location. IAP commands are not affected by the CRP.

Implemented in bootloader code version 2.21 are three levels of the Code Read

Protection:

1. CRP1 disables access to chip via the JTAG and allows partial ﬂash update (excluding

ﬂash sector 0) using a limited set of the ISP commands. This mode is useful when

CRP is required and ﬂash ﬁeld updates are needed but all sectors cannot be erased.

2. CRP2 disables access to chip via the JTAG and only allows full ﬂash erase and

update using a reduced set of the ISP commands.

3. Running an application with level CRP3 selected fully disables any access to chip via

the JTAG pins and the ISP. This mode effectively disables ISP override using P0.14

pin, too. It is up to the user’s application to provide (if needed) ﬂash update

mechanism using IAP calls or call reinvoke ISP command to enable ﬂash update via

UART0.

CAUTION

If level three Code Read Protection (CRP3) is selected, no future factory testing can be

performed on the device.

Remark: Parts LPC2101/02/03 Revision ‘-’ have CRP2 enabled only (bootloader code

version 2.2).

6.17.5 External interrupt inputs

The LPC2101/02/03 include up to three edge or level sensitive external interrupt inputs as

selectable pin functions. When the pins are combined, external events can be processed

as three independent interrupt signals. The external interrupt inputs can optionally be

used to wake-up the processor from Power-down mode and Deep power-down mode.

Additionally all 10 capture input pins can also be used as external interrupts without the

option to wake the device up from Power-down mode.

6.17.6 Memory mapping control

The memory mapping control alters the mapping of the interrupt vectors that appear

beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip

ﬂash memory, or to the on-chip static RAM. This allows code running in different memory

spaces to have control of the interrupts.

6.17.7 Power control

The LPC2101/02/03 supports three reduced power modes: Idle mode, Power-down

mode, and Deep power-down mode.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

19 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs.

Peripheral functions continue operation during Idle mode and may generate interrupts to

cause the processor to resume execution. Idle mode eliminates power used by the

processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal clocks.

The processor state and registers, peripheral registers, and internal SRAM values are

preserved throughout Power-down mode and the logic levels of chip output pins remain

static. The Power-down mode can be terminated and normal operation resumed by either

a reset or certain speciﬁc interrupts that are able to function without clocks. Since all

dynamic operation of the chip is suspended, Power-down mode reduces chip power

consumption to nearly zero.

Selecting an external 32 kHz clock instead of the PCLK as a clock-source for the on-chip

RTC will enable the microcontroller to have the RTC active during Power-down mode.

Power-down current is increased with RTC active. However, it is signiﬁcantly lower than in

Idle mode.

In Deep-power down mode all power is removed from the internal chip logic except for the

RTC module, the I/O ports, the SRAM, and the 32 kHz external oscillator. For additional

power savings, SRAM and the 32 kHz oscillator can be powered down individually. The

Deep power-down mode produces the lowest possible power consumption without

actually removing power from the entire chip. In Deep power-down mode, the contents of

registers and memory are not preserved except for SRAM, if selected, and three general

purpose registers. Therefore, to resume operations, a full chip reset process is required.

A power selector module switches the RTC power supply from VBAT to V_DD(1V8)whenever

the core voltage is present on pin V_DD(1V8)to conserve battery power.

A power control for peripherals feature allows individual peripherals to be turned off if they

are not needed in the application, resulting in additional power savings during Active and

Idle mode.

6.17.8 APB

The APB divider determines the relationship between the processor clock (CCLK) and the

clock used by peripheral devices (PCLK). The APB divider serves two purposes. The ﬁrst

is to provide peripherals with the desired PCLK via APB so that they can operate at the

speed chosen for the ARM processor. In order to achieve this, the APB may be slowed

down to ¹⁄₂to ¹⁄₄of the processor clock rate. Because the APB must work properly at

power-up (and its timing cannot be altered if it does not work since the APB divider control

registers reside on the APB), the default condition at reset is for the APB to run at ¹⁄₄of the

processor clock rate. The second purpose of the APB divider is to allow power savings

when an application does not require any peripherals to run at the full processor rate.

Because the APB divider is connected to the PLL output, the PLL remains active (if it was

running) during Idle mode.

6.18 Emulation and debugging

The LPC2101/02/03 support emulation and debugging via a JTAG serial port.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

20 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

6.18.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of

the target system requires a host computer running the debugger software and an

EmbeddedICE protocol converter. The EmbeddedICE protocol converter converts the

remote debug protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a debug communication channel function built-in. The debug

communication channel allows a program running on the target to communicate with the

host debugger or another separate host without stopping the program ﬂow or even

entering the debug state. The debug communication channel is accessed as a

coprocessor 14 by the program running on the ARM7TDMI-S core. The debug

communication channel allows the JTAG port to be used for sending and receiving data

without affecting the normal program ﬂow. The debug communication channel data and

control registers are mapped in to addresses in the EmbeddedICE logic. The JTAG clock

(TCK) must be slower than ¹⁄₆of the CPU clock (CCLK) for the JTAG interface to operate.

6.18.2 RealMonitor

RealMonitor is a conﬁgurable software module, developed by ARM Inc., which enables

real time debug. It is a lightweight debug monitor that runs in the background while users

debug their foreground application. It communicates with the host using the DCC, which is

present in the EmbeddedICE logic. The LPC2101/02/03 contain a speciﬁc conﬁguration of

RealMonitor software programmed into the on-chip boot ROM memory.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

21 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

7. Limiting values

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).^[1]

Symbol

V_DD(1V8)

V_DD(3V3)

V_DDA

Parameter

Conditions

Min

Max

+2.5

+4.6

+5.1

+6.0

Unit

V

[2]

[3]

supply voltage (1.8 V)

supply voltage (3.3 V)

analog 3.3 V pad supply voltage

input voltage on pin VBAT

analog input voltage

input voltage

−0.5

V

V_i(VBAT)

V_IA

for the RTC

V

[4]

V

[5][6]

V_I

5 V tolerant I/O

pins

V

[5]

[8]

other I/O pins

−0.5

V_DD+ 0.5^[7]

100^[9]

V

I_DD

supply current

-

mA

°C

W

[10]

[11]

I_SS

ground current

-

T_stg

storage temperature

total power dissipation (per package)

−65

+150

P_tot(pack)

based on package

heat transfer, not

device power

-

1.5

consumption

V_ESD

electrostatic discharge voltage

Human Body

Model (HBM)

−4000

−200

−800

+4000

+200

+800

V^[12]

V^[13]

V^[14]

Machine Model

(MM)

Charged Device

Model (CDM)

[1] The following applies to the limiting values:

a) This product includes circuitry speciﬁcally designed for the protection of its internal devices from the damaging effects of excessive

static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise speciﬁed. All voltages are with respect to V_SSunless

otherwise noted.

[2] Core and internal rail.

[3] External rail.

[4] On ADC related pins.

[5] Including voltage on outputs in 3-state mode.

[6] Only valid when the V_DD(3V3)supply voltage is present.

[7] Not to exceed 4.6 V.

[8] Per supply pin.

[9] The peak current is limited to 25 times the corresponding maximum current.

[10] Per ground pin.

[11] Dependent on package type.

[12] Performed per AEC-Q100-002.

[13] Performed per AEC-Q100-003.

[14] Performed per AEC-Q100-011.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

22 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

8. Static characteristics

Table 5.

Static characteristics

T_amb= −40 °C to +85 °C for commercial applications, unless otherwise speciﬁed.

Symbol Parameter

Conditions

Min

Typ^[1]

Max

Unit

[2]

[3]

V_DD(1V8)supply voltage

(1.8 V)

1.65

1.8

1.95

V

V_DD(3V3)supply voltage

(3.3 V)

2.6^[4]

2.6^[5]

2.0^[6]

3.3

3.6

V

V_DDA

analog 3.3 V pad

supply voltage

V_i(VBAT)

input voltage on pin

VBAT

Standard port pins, RST, RTCK

I_IL

LOW-level input

current

V_I= 0 V; no pull-up

-

3

µA

mA

I_IH

HIGH-level input

current

V_I= V_DD(3V3); no pull-down

3

I_OZ

I_latch

OFF-state output

current

V_O= 0 V, V_O= V_DD(3V3); no

pull-up/down

3

I/O latch-up current −(0.5V_DD(3V3)) < V_I< (1.5V_DD(3V3));

T_j< 125 °C

100

[7][8]

[9]

V_I

input voltage

pin conﬁgured to provide a digital

function; V_DD(3V3)and V_DDA≥ 3.0 V

0

-

5.5

V

[7][8]

[9]

pin conﬁgured to provide a digital

function; V_DD(3V3)and V_DDA< 3.0 V

V_DD(3V3)

V_O

output voltage

output active

0

-

V_DD(3V3)

-

V

V_IH

HIGH-level input

voltage

2.0

V_IL

LOW-level input

voltage

-

0.8

V

V_hys

V_OH

hysteresis voltage

0.4

-

V

[10]

[11]

HIGH-level output

voltage

I_OH= −4 mA

V

_DD(3V3)− 0.4 -

V_OL

I_OH

LOW-level output

voltage

I_OL= −4 mA

-

0.4

-

V

HIGH-level output

current

V_OH= V_DD(3V3)− 0.4 V

V_OL= 0.4 V

−4

4

-

mA

I_OL

LOW-level output

current

-

I_OHS

HIGH-level

V_OH= 0 V

−45

short-circuit output

current

[11]

I_OLS

LOW-level

V_OL= V_DDA

-

50

mA

short-circuit output

current

I_pd

pull-down current

V_I= 5 V^[12]

10

50

150

µA

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

23 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

Table 5.

Static characteristics …continued

T_amb= −40 °C to +85 °C for commercial applications, unless otherwise speciﬁed.

Symbol Parameter

I_pupull-up current

Conditions

Min

−15

0

Typ^[1]

−50

0

Max

−85

0

Unit

µA

[13]

V_I= 0 V

V_DD(3V3)< V_I< 5 V^[12]

µA

I_DD(CORE)core supply current Active mode;

code

while(1){}

executed from ﬂash; all peripherals

enabled via PCONP register but not

conﬁgured to run; CCLK = 70 MHz

V_DD(1V8)= 1.8 V; T_amb= 25 °C

-

41

70

mA

Power-down mode;

V_DD(1V8)= 1.8 V; T_amb= 25 °C

V_DD(1V8)= 1.8 V; T_amb= 85 °C

-

2.5

35

25

µA

105

Deep power-down mode;

RTC off; SRAM off; T_amb= 25 °C

V_i(VBAT)= 3.3 V; V_DD(1V8)= 1.8 V

-

0.7

-

µA

I_BAT

battery supply

current

Active mode; CCLK = 70 MHz;

PCLK = 17.5 MHz;

PCLK enabled to RTCK;

RTC clock = 32 kHz (from RTCX

pins); T_amb= 25 °C

[14]

V_DD(1V8)= 1.8 V; V_i(VBAT)= 3.0 V

-

10

15

µA

Power-down mode;

RTC clock = 32 kHz

(from RTCX pins); T_amb= 25 °C

V_DD(1V8)= 1.8 V; V_i(VBAT)= 2.5 V

V_DD(1V8)= 1.8 V; V_i(VBAT)= 3.0 V

-

7

8

12

µA

Deep power-down mode;

RTC off; SRAM off; T_amb= 25 °C

V_DD(1V8)= 1.8 V; V_i(VBAT)= 3.0 V

-

8

-

µA

I²C-bus pins

V_IH

HIGH-level input

voltage

0.7V_DD(3V3)

-

V

V_IL

LOW-level input

voltage

0.3V_DD(3V3)

V_hys

V_OL

hysteresis voltage

-

0.5V_DD(3V3)

-

V

[10]

[15]

LOW-level output

voltage

I_OLS= 3 mA

0.4

I_LI

input leakage

current

V_I= V_DD(3V3)

V_I= 5 V

-

2

4

µA

10

22

Oscillator pins

V_i(XTAL1)input voltage on pin

XTAL1

0

-

1.8

V

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

24 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

Table 5.

Static characteristics …continued

T_amb= −40 °C to +85 °C for commercial applications, unless otherwise speciﬁed.

Symbol Parameter

Conditions

Min

Typ^[1]

Max

Unit

V_o(XTAL2)output voltage on

pin XTAL2

0

-

1.8

V

V_i(RTCX1)input voltage on pin

RTCX1

0

-

1.8

V

V_o(RTCX2)output voltage on

pin RTCX2

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] Core and internal rail.

[3] External rail.

[4] If V_DD(3V3)< 3.0 V, the I/O pins are not 5 V tolerant, and the ADC input voltage is limited to V_DDA= 3.0 V.

[5] If V_DDA< 3.0 V, the I/O pins are not 5 V tolerant.

[6] The RTC typically fails when V_i(VBAT)drops below 1.6 V.

[7] Including voltage on outputs in 3-state mode.

[8] V_DD(3V3)supply voltages must be present.

[9] 3-state outputs go into 3-state mode when V_DD(3V3)is grounded.

[10] Accounts for 100 mV voltage drop in all supply lines.

[11] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[12] Minimum condition for V_I= 4.5 V, maximum condition for V_I= 5.5 V. V_DDA≥ 3.0 V and V_DD(3V3)≥ 3.0 V.

[13] Applies to P0.25:16.

[14] Battery supply current on pin VBAT.

[15] Input leakage current to V_SS

.

Table 6.

ADC static characteristics

V_DDA= 2.5 V to 3.6 V; T_amb= −40 °C to +85 °C unless otherwise speciﬁed. ADC frequency 4.5 MHz.

Symbol

V_IA

Parameter

Conditions

Min

Typ

Max

Unit

analog input voltage

analog input capacitance

differential linearity error

integral non-linearity

offset error

0

-

V_DDA

1

V

C_ia

pF

[1][2][3]

[1][4]

[1][5]

[1][6]

[1][7]

E_D

±1

LSB

%

E_L(adj)

E_O

±2

±3

E_G

gain error

±0.5

±4

E_T

absolute error

LSB

[1] Conditions: V_SSA= 0 V, V_DDA= 3.3 V and V_DD(3V3)= 3.3 V for 10-bit resolution at full speed; V_DDA= 2.6 V, V_DD(3V3)= 2.6 V for 8-bit

resolution at full speed.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 5.

[4] The integral non-linearity (E_L(adj)) is the peak difference between the center of the steps of the actual and the ideal transfer curve after

appropriate adjustment of gain and offset errors. See Figure 5.

[5] The offset error (E_O) is the absolute difference between the straight line which ﬁts the actual curve and the straight line which ﬁts the

ideal curve. See Figure 5.

[6] The gain error (E_G) is the relative difference in percent between the straight line ﬁtting the actual transfer curve after removing offset

error, and the straight line which ﬁts the ideal transfer curve. See Figure 5.

[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC

and the ideal transfer curve. See Figure 5.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

25 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

offset

error

gain

error

E

O

G

1023

1022

1021

1020

1019

1018

(2)

7

code

out

(1)

6

5

4

3

2

1

0

(5)

(4)

(3)

1 LSB

(ideal)

1018 1019 1020 1021 1022 1023 1024

1

2

3

4

5

6

7

V

IA

(LSB

)

ideal

offset error

E

O

V

− V

DDA SSA

1 LSB =

1024

002aac046

(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential linearity error (E_D).

(4) Integral non-linearity (E_L(adj)).

(5) Center of a step of the actual transfer curve.

Fig 5. ADC conversion characteristics

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

26 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

8.1 Power consumption in Deep power-down mode

002aae680

1.5

I

DD(CORE)

(µA)

1.25

1

V

=1.8 V

1.7 V

DD(1V8)

0.75

0.5

1.65 V

−40

−15

10

35

60

85

Temperature (°C)

Test conditions: Deep power-down mode entered; RTC off; SRAM off;

V_i(VBAT)= V_DD(3V3)= V_DDA= 3.3 V.

Fig 6. Core supply current I_DD(CORE)measured at different temperatures and supply

voltages

002aae681

15

RTC on; SRAM on

RTC on; SRAM off

I

BAT

(µA)

12.5

10

7.5

5

RTC off; SRAM on

RTC off; SRAM off

−40

−15

10

35

60

85

Temperature (°C)

Test conditions: Deep power-down mode entered; V_i(BAT)= 3.3 V; V_DD(1V8)= 1.8 V;

V_DD(3V3)= V_DDA= 3.3 V.

Fig 7. Battery supply current I_BATmeasured at different temperatures and conditions

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

27 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

002aae682

0.20

I

DD(IO)

(µA)

0.15

0.10

0.05

0

−40

−15

10

35

60

85

Temperature (°C)

Test conditions: Deep power-down mode entered; RTC off; SRAM off; V_DD(3V3)= 3.3 V;

V_DD(1V8)= 1.8 V; V_i(BAT)= V_DDA= 3.3 V.

Fig 8. I/O supply current I_DD(IO)measured at different temperatures

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

28 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

9. Dynamic characteristics

Table 7.

Dynamic characteristics

T_amb= 0 °C to 70 °C for commercial applications, −40 °C to +85 °C for industrial applications, V_DD(1V8), V_DD(3V3)over

speciﬁed ranges^[1].

Symbol

External clock

f_osc

Parameter

Conditions

Min

Typ^[2]

Max

Unit

oscillator frequency

clock cycle time

clock HIGH time

clock LOW time

clock rise time

10

40

-

25

100

-

MHz

ns

T_cy(clk)

t_CHCX

T

-

_cy(clk)× 0.4

ns

t_CLCX

-

ns

t_CLCH

5

ns

t_CHCL

clock fall time

-

5

ns

Port pins (except P0.2 and P0.3)

t_r(o)

t_f(o)

output rise time

-

10

-

ns

output fall time

I²C-bus pins (P0.2 and P0.3)

[3]

t_f(o)output fall time

V_IHto V_IL

20 + 0.1 × C_b

-

ns

[1] Parameters are valid over operating temperature range unless otherwise speciﬁed.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance C_bin pF, from 10 pF to 400 pF.

10. Application information

10.1 XTAL1 input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a

clock in slave mode, it is recommended that the input be coupled through a capacitor with

C_i= 100 pF. To limit the input voltage to the speciﬁed range, choose an additional

capacitor to ground C_gwhich attenuates the input voltage by a factor C_i/(C_i+ C_g). In slave

mode, a minimum of 200 mV (RMS) is needed. For more details see the LPC2101/02/03

User manual UM10161.

LPC2xxx

XTAL1

C

i

C

g

100 pF

002aae718

Fig 9. Slave mode operation of the on-chip oscillator

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

29 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

10.2 XTAL and RTC Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input

and output pins of the chip. Take care that the load capacitors C_x1and C_x2, and C_x3in

case of third overtone crystal usage, have a common ground plane. The external

components must also be connected to the ground plain. Loops must be made as small

as possible, in order to keep the noise coupled in via the PCB as small as possible. Also

parasitics should stay as small as possible. Values of C_x1and C_x2should be chosen

smaller accordingly to the increase in parasitics of the PCB layout.

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

30 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

11. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2

c

y

X

36

25

A

E

37

24

Z

E

e

H

E

A

2

A

(A )

3

A

1

w M

p

θ

pin 1 index

b

L

p

L

13

48

detail X

1

12

Z

v M

D

A

e

w M

b

p

D

B

H

v

M

B

D

0

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

A

(1)

UNIT

A

b

c

D

E

e

H

D

H

L

v

w

y

Z

E

θ

1

2

3

p

E

p

D

max.

7^o

0^o

0.20 1.45

0.05 1.35

0.27 0.18 7.1

0.17 0.12 6.9

7.1

6.9

9.15 9.15

8.85 8.85

0.75

0.45

0.95 0.95

0.55 0.55

1.6

mm

0.25

0.5

1

0.2 0.12 0.1

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

00-01-19

03-02-25

SOT313-2

136E05

MS-026

Fig 10. Package outline SOT313-2 (LQFP48)

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

31 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

HVQFN48: plastic thermal enhanced very thin quad flat package; no leads;

48 terminals; body 7 x 7 x 0.85 mm

SOT619-7

D

B

A

terminal 1

index area

E

A

1

c

detail X

e

1

C

e

y

C

1

y

M

v

C A

C

B

b

1/2 e

M

w

13

24

L

25

12

e

2

E

h

1/2 e

1

36

terminal 1

index area

48

37

X

D

h

0

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

(1)

A

(1)

UNIT

A

b

c

D

h

E

e

L

v

w

y

1

h

1

2

max

0.05 0.30

0.00 0.18

7.1

6.9

3.45

3.15

7.1

6.9

3.45

3.15

0.5

0.3

mm

1

0.2

0.5

5.5

0.1

0.05 0.05

0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included

REFERENCES

OUTLINE

VERSION

EUROPEAN

PROJECTION

ISSUE DATE

IEC

JEDEC

JEITA

- - -

05-10-24

05-10-25

SOT619-7

- - -

MO-220

Fig 11. Package outline SOT619-7 (HVQFN48)

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

32 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

HVQFN48: plastic thermal enhanced very thin quad flat package; no leads;

48 terminals; body 6 x 6 x 0.85 mm

SOT778-3

D

B

A

terminal 1

index area

E

A

1

c

detail X

C

e

1

y

C

1

y

M

v

C A

C

B

b

e

1/2 e

w

13

24

L

25

12

e

2

E

h

1/2 e

1

36

terminal 1

index area

48

37

X

D

h

0

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

(1)

A

(1)

UNIT

A

b

c

D

E

e

L

v

w

y

1

h

1

2

max

0.05 0.25

0.00 0.15

6.1

5.9

3.95

3.65

6.1

5.9

3.95

3.65

0.5

0.3

1

mm

0.2

0.4

4.4

0.1

0.05 0.05

0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included

REFERENCES

OUTLINE

VERSION

EUROPEAN

PROJECTION

ISSUE DATE

IEC

JEDEC

JEITA

- - -

04-06-16

04-06-23

SOT778-3

- - -

Fig 12. Package outline SOT778-3 (HVQFN48)

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

33 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

12. Abbreviations

Table 8.

Acronym list

Description

Analog-to-Digital Converter

Acronym

ADC

AMBA

APB

DCC

DSP

FIFO

FIQ

Advanced Microcontroller Bus Architecture

Advanced Peripheral Bus

Debug Communications Channel

Digital Signal Processor

First In, First Out

Fast Interrupt reQuest

GPIO

IAP

General Purpose Input/Output

In-Application Programming

Interrupt Request

IRQ

ISP

In-System Programming

PLL

Phase-Locked Loop

PWM

SPI

Pulse Width Modulator

Serial Peripheral Interface

Static Random Access Memory

Synchronous Serial Interface

Synchronous Serial Port

SRAM

SSI

SSP

TTL

Transistor-Transistor Logic

Universal Asynchronous Receiver/Transmitter

Vectored Interrupt Controller

UART

VIC

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

34 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

13. Revision history

Table 9.

Revision history

Document ID

Release date

Data sheet status

Change

notice

Supersedes

LPC2101_02_03_4

Modiﬁcations:

20090602

Product data sheet

LPC2101_02_03_3

• Section 6.17.4 “Code security (Code Read Protection - CRP)”: added description of three

CRP levels (applicable to Revision A and higher).

• Section 6.17.7 “Power control”: added description of Deep power-down mode (applicable to

Revision A and higher).

• Section 10.1 “XTAL1 input” added.

• Section 10.2 “XTAL and RTC Printed Circuit Board (PCB) layout guidelines” added.

• Figure 6, Figure 7, Figure 8: added power consumption data for Deep power-down mode

(applicable to Revision A and higher).

• Table 3: added table note 7.

• Table 3: modiﬁed description of P0.14, RTCX1, RTCX2, XTAL1, XTAL2, JTAG, and DBGSEL

pins.

• Table 4: modiﬁed value for V_DD(3V3)

• Table 5: added and modiﬁed values for V_hys

• Table 5: Voltage range for pins V_DD(3V3)and V_DDAextended to 2.6 V.

20081007 Product data sheet LPC2101_02_03_2

• Updated data sheet status to Product data sheet.

.

LPC2101_02_03_3

Modiﬁcations:

-

• Table 1 and Table 2: added LPC2102FHN48 and LPC2103FHN48.

• Table 1, Table 2, Table 3 and related ﬁgures: removed LPC2103FA44.

• Table 3: updated pad descriptions.

• Table 3: updated description of pin 47, SCL1.

• Table 3: updated description of pins V_DDAand V_DD(1V8)

• Table 4: changed storage temperature range from −40 °C/125 °C to −65 °C/150 °C.

• Table 5: added or modiﬁed values for I_DD(act), I_DD(pd), I_BATpd, I_BATact

.

• Table 5: removed “CCLK = 10 MHz” and associated values for I_DD(act)

.

• Section 5: added Figure 3.

• Section 11: added Figure 11.

LPC2101_02_03_2

LPC2101_02_03_1

20071218

Preliminary data sheet

-

LPC2101_02_03_1

-

20060118

Preliminary data sheet

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

35 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

14. Legal information

14.1 Data sheet status

Document status^[1][2]

Product status^[3]

Development

Deﬁnition

Objective [short] data sheet

This document contains data from the objective speciﬁcation for product development.

This document contains data from the preliminary speciﬁcation.

This document contains the product speciﬁcation.

Preliminary [short] data sheet Qualiﬁcation

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term ‘short data sheet’ is explained in section “Deﬁnitions”.

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status

information is available on the Internet at URL http://www.nxp.com.

damage. NXP Semiconductors accepts no liability for inclusion and/or use of

NXP Semiconductors products in such equipment or applications and

therefore such inclusion and/or use is at the customer’s own risk.

14.2 Deﬁnitions

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modiﬁcations or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

speciﬁed use without further testing or modiﬁcation.

Limiting values — Stress above one or more limiting values (as deﬁned in

the Absolute Maximum Ratings System of IEC 60134) may cause permanent

damage to the device. Limiting values are stress ratings only and operation of

the device at these or any other conditions above those given in the

Characteristics sections of this document is not implied. Exposure to limiting

values for extended periods may affect device reliability.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

ofﬁce. In case of any inconsistency or conﬂict with the short data sheet, the

full data sheet shall prevail.

Terms and conditions of sale — NXP Semiconductors products are sold

subject to the general terms and conditions of commercial sale, as published

at http://www.nxp.com/proﬁle/terms, including those pertaining to warranty,

intellectual property rights infringement and limitation of liability, unless

explicitly otherwise agreed to in writing by NXP Semiconductors. In case of

any inconsistency or conﬂict between information in this document and such

terms and conditions, the latter will prevail.

14.3 Disclaimers

General — Information in this document is believed to be accurate and

reliable. However, NXP Semiconductors does not give any representations or

warranties, expressed or implied, as to the accuracy or completeness of such

information and shall have no liability for the consequences of use of such

information.

No offer to sell or license — Nothing in this document may be interpreted

or construed as an offer to sell products that is open for acceptance or the

grant, conveyance or implication of any license under any copyrights, patents

or other industrial or intellectual property rights.

Right to make changes — NXP Semiconductors reserves the right to make

changes to information published in this document, including without

limitation speciﬁcations and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from national authorities.

Suitability for use — NXP Semiconductors products are not designed,

authorized or warranted to be suitable for use in medical, military, aircraft,

space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales ofﬁce addresses, please send an email to: salesaddresses@nxp.com

LPC2101_02_03_4

Product data sheet

Rev. 04 — 2 June 2009

36 of 37

LPC2101/02/03

NXP Semiconductors

Single-chip 16-bit/32-bit microcontrollers

16. Contents

1

General description . . . . . . . . . . . . . . . . . . . . . . 1

6.17.7

6.17.8

6.18

6.18.1

6.18.2

Power control . . . . . . . . . . . . . . . . . . . . . . . . . 19

APB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Emulation and debugging. . . . . . . . . . . . . . . . 20

EmbeddedICE . . . . . . . . . . . . . . . . . . . . . . . . 21

RealMonitor . . . . . . . . . . . . . . . . . . . . . . . . . . 21

2

2.1

2.2

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Enhanced features . . . . . . . . . . . . . . . . . . . . . . 1

Key features . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

3

3.1

4

Ordering information. . . . . . . . . . . . . . . . . . . . . 2

Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 2

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3

7

Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 22

8

8.1

Static characteristics . . . . . . . . . . . . . . . . . . . 23

Power consumption in Deep power-down

mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5

5.1

5.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 4

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6

9

Dynamic characteristics. . . . . . . . . . . . . . . . . 29

10

10.1

10.2

Application information . . . . . . . . . . . . . . . . . 29

XTAL1 input . . . . . . . . . . . . . . . . . . . . . . . . . . 29

XTAL and RTC Printed Circuit Board (PCB)

6

6.1

6.2

6.3

6.4

6.5

6.5.1

6.6

6.7

6.7.1

6.8

6.8.1

6.9

6.9.1

6.10

6.10.1

6.11

6.11.1

6.12

6.12.1

6.13

Functional description . . . . . . . . . . . . . . . . . . 10

Architectural overview. . . . . . . . . . . . . . . . . . . 10

On-chip ﬂash program memory . . . . . . . . . . . 10

On-chip static RAM. . . . . . . . . . . . . . . . . . . . . 11

Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . 11

Interrupt controller . . . . . . . . . . . . . . . . . . . . . 12

Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 12

Pin connect block . . . . . . . . . . . . . . . . . . . . . . 12

Fast general purpose parallel I/O . . . . . . . . . . 13

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

10-bit ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

UARTs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

I²C-bus serial I/O controllers. . . . . . . . . . . . . . 14

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

SPI serial I/O controller. . . . . . . . . . . . . . . . . . 14

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

SSP serial I/O controller . . . . . . . . . . . . . . . . . 15

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

General purpose 32-bit timers/external

layout guidelines. . . . . . . . . . . . . . . . . . . . . . . 30

11

12

13

Package outline . . . . . . . . . . . . . . . . . . . . . . . . 31

Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 34

Revision history . . . . . . . . . . . . . . . . . . . . . . . 35

14

Legal information . . . . . . . . . . . . . . . . . . . . . . 36

Data sheet status . . . . . . . . . . . . . . . . . . . . . . 36

Deﬁnitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 36

14.1

14.2

14.3

14.4

15

16

Contact information . . . . . . . . . . . . . . . . . . . . 36

Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

event counters . . . . . . . . . . . . . . . . . . . . . . . . 15

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

General purpose 16-bit timers/external

6.13.1

6.14

event counters . . . . . . . . . . . . . . . . . . . . . . . . 16

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 16

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Real-time clock . . . . . . . . . . . . . . . . . . . . . . . . 17

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

System control . . . . . . . . . . . . . . . . . . . . . . . . 17

Crystal oscillator . . . . . . . . . . . . . . . . . . . . . . . 17

PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Reset and wake-up timer . . . . . . . . . . . . . . . . 18

Code security (Code Read Protection - CRP) 19

External interrupt inputs . . . . . . . . . . . . . . . . . 19

Memory mapping control . . . . . . . . . . . . . . . . 19

6.14.1

6.15

6.15.1

6.16

6.16.1

6.17

6.17.1

6.17.2

6.17.3

6.17.4

6.17.5

6.17.6

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 June 2009

Document identifier: LPC2101_02_03_4


型号：	LPC2101FBD48,151
厂家：	NXP
描述：	LPC2101/02/03 - Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC QFP 48-Pin PC
文件：	总37页 (文件大小：192K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

LPC2101FBD48,151 [NXP]

相关型号：

LPC2101FBD48-S

LPC2101_09

LPC2102

LPC2102FBD48

LPC2102FBD48,118

LPC2102FBD48,151

LPC2102FBD48-S

LPC2102FHN48

LPC2102FHN48,551

LPC2102FHN48/CV962

LPC2103

LPC2103FA44