LPC2194JBD64_技术文档

LPC2194

Single-chip 16/32-bit microcontrollers; 256 kB ISP/IAP Flash

with 10-bit ADC and CAN

Rev. 01 — 06 February 2004

Preliminary data

1. General description

The LPC2194 is based on a 16/32 bit ARM7TDMI-S™ CPU with real-time emulation

and embedded trace support, together with 256 kilobytes (kB) of embedded high

speed ﬂash memory. A 128-bit wide memory interface and a unique accelerator

architecture enable 32-bit code execution at maximum clock rate. For critical code

size applications, the alternative 16-bit Thumb Mode reduces code by more than 30%

with minimal performance penalty.

With its compact 64 pin package, low power consumption, various 32-bit timers,

4-channel 10-bit ADC, 4 advanced CAN channels, PWM channels and 46 GPIO lines

with up to 9 external interrupt pins this microcontroller is particularly suitable for

automotive applications such as a CAN gateway that connects several CAN busses

or a CAN bridge between sub networks at different speeds. Sensors with CAN

interface or debugging via CAN are additional application that need more than 2 CAN

interfaces. It is also an adequate solution for industrial control, medical systems and

fault-tolerant maintenance buses. With a wide range of additional serial

communications interfaces, it is also suited for communication gateways and protocol

converters as well as many other general-purpose applications.

2. Features

2.1 Key features

■ 16/32-bit ARM7TDMI-S microcontroller in a tiny LQFP64 package.

■ 16 kB on-chip Static RAM and 256 kB on-chip Flash Program Memory. 128-bit

wide interface/accelerator enables high speed 60 MHz operation.

■ In-System Programming (ISP) and In-Application Programming (IAP) via on-chip

boot-loader software. Flash programming takes 1 ms per 512 byte line. Single

sector or full chip erase takes 400 ms.

■ EmbeddedICE-RT and Embedded Trace interfaces offer real-time debugging with

on-chip RealMonitor software as well as high speed real-time tracing of instruction

execution.

■ Four interconnected CAN interfaces with advanced acceptance ﬁlters. Additional

serial interfaces are two UARTs (16C550), Fast I²C (400 kbits/s) and two SPIs™.

■ Four channel 10-bit A/D converter with conversion time as low as 2.44 µs.

■ Two 32-bit timers (with 4 capture and 4 compare channels), PWM unit (6 outputs),

Real Time Clock and Watchdog.

■ Vectored Interrupt Controller with conﬁgurable priorities and vector addresses.

■ Up to forty-six 5 V tolerant general purpose I/O pins. Up to 9 edge or level

sensitive external interrupt pins available.

■ Operating temperature range from −40 °C to +105 °C.

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

■ 60 MHz maximum CPU clock available from programmable on-chip

Phase-Locked Loop.

■ On-chip crystal oscillator with an operating range of 1 MHz to 30 MHz.

■ Two low power modes, Idle and Power-down.

■ Processor wake-up from Power-down mode via external interrupt.

■ Individual enable/disable of peripheral functions for power optimization.

■ Dual power supply:

◆ CPU operating voltage range of 1.65 V to 1.95 V (1.8 V ±0.15 V).

◆ I/O power supply range of 3.0 V to 3.6 V (3.3 V ±10%) with 5 V tolerant I/O

pads.

3. Ordering information

Table 1:

Ordering information

Type number

Package

Name

Description

Version

LPC2194JBD64 LQFP64 plastic low proﬁle quad ﬂat package, 64 leads, SOT314-2

body 10 × 10 × 1.4 mm

3.1 Ordering options

Table 2:

Part options

Type number

Flash memory RAM

CAN

Temperature

range (°C)

LPC2194JBD64

256 kB 16 kB

4 channels

−40 to +105

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

2 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

4. Block diagram

TEST/DEBUG

INTERFACE

SYSTEM

PLL

FUNCTIONS

ARM7TDMI-S

system

clock

VECTORED INTERRUPT

CONTROLLER

AHB BRIDGE

ARM7 LOCAL BUS

AMBA AHB

(Advanced High-performance Bus)

INTERNAL SRAM

CONTROLLER

INTERNAL

FLASH

CONTROLLER

AHB

DECODER

AHB TO VPB

BRIDGE

VPB

DIVIDER

16 kB

SRAM

128/256 kB

FLASH

APB

EINT0*

EINT1*

EINT2*

EINT3*

SCL*

2

EXTERNAL

INTERRUPTS

I C SERIAL

SDA*

INTERFACE

SCK*

MOSI*

MISO*

SSEL*

8 x CAP*

8 x MAT*

CAPTURE/

COMPARE

TIMER0/TIMER1

SPI SERIAL

INTERFACE 0 & 1

TxD0,1*

RxD0,1*

PWM1..6*

PWM0

UART0/UART1

MODEM CONTROL

(6 PINS)*

P0 (30 PINS)

P1.31:16

GENERAL

PURPOSE I/O

REAL TIME CLOCK

Ain3:0*

10-BIT

A/D CONVERTER

WATCHDOG

TIMER

RD4:1*

TD4:1*

CAN INTERFACE

1, 2, 3 & 4

ACCEPTANCE FILTERS

SYSTEM

CONTROL

002aaa756

*Shared with GPIO

(1) When test/debug interface is used, GPIO/other function sharing these pins are not available.

Fig 1. Block diagram.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

3 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

5. Pinning information

5.1 Pinning

1

2

48

47

46

45

44

43

42

41

40

39

38

37

P0.21/PWM5/RD3/CAP1.3

P0.22/TD3/CAP0.0/MAT0.0

P0.23/RD2

P1.20/TRACESYNC

P0.17/CAP1.2/SCK1/MAT1.2

P0.16/EINT0/MAT0.2/CAP0.2

P0.15/RI1/EINT2

3

4

P1.19/TRACEPKT3

P0.24/TD2

5

P1.21/PIPESTAT0

6

V

SS

V

3

7

V

3A

SS

8

P1.18/TRACEPKT2

P0.25/RD1

P0.14/DCD1/EINT1

LPC2194

9

P1.22/PIPESTAT1

10

11

12

13

TD1

P0.13/DTR1/MAT1.1/TD4

P0.12/DSR1/MAT1.0/RD4

P0.11/CTS1/CAP1.1

P0.27/AIN0/CAP0.1/MAT0.1

P1.17/TRACEPKT1

P0.28/AIN1/CAP0.2/MAT0.2

36 P1.23/PIPESTAT2

35 P0.10/RTS1/CAP1.0

34 P0.9/RxD1/PWM6/EINT3

33 P0.8/TxD1/PWM4

P0.29/AIN2/CAP0.3/MAT0.3 14

P0.30/AIN3/EINT3/CAP0.0 15

P1.16/TRACEPKT0 16

002aaa755

Fig 2. Pinning.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

4 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

5.2 Pin description

Table 3:

Pin description

Symbol

Type

Description

P0.0 to P0.31

19, 21, 22,

26, 27,

I/O

Port 0: Port 0 is a 32-bit bi-directional I/O port with individual direction

controls for each bit. The operation of port 0 pins depends upon the pin

function selected via the Pin Connect Block. Pins 26 and 31 of port 0 are not

available.

29-31, 33-35,

37-39, 41,

45-47, 53-55,

1-3, 5, 9, 11,

13-15

P0.0

P0.1

19

O

I

TxD0 — Transmitter output for UART0.

PWM1 — Pulse Width Modulator output 1.

21

RxD0 — Receiver input for UART0.

O

I

PWM3 — Pulse Width Modulator output 3.

EINT0 — External interrupt 0 input

P0.2

P0.3

22

26

I/O

I

SCL — I²C clock input/output. Open drain output (for I²C compliance).

CAP0.0 — Capture input for Timer0, channel 0.

SDA — I²C data input/output. Open drain output (for I²C compliance).

MAT0.0 — Match output for Timer0, channel 0.

EINT1 — External interrupt 1 input.

I/O

O

I

P0.4

P0.5

27

29

I/O

I

SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave.

CAP0.1 — Capture input for Timer0, channel 1.

I/O

MISO0 — Master In Slave OUT for SPI0. Data input to SPI master or data

output from SPI slave.

O

MAT0.1 — Match output for Timer0, channel 1.

P0.6

P0.7

30

31

I/O

MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data

input to SPI slave.

I

CAP0.2 — Capture input for Timer0, channel 2.

SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.

PWM2 — Pulse Width Modulator output 2.

EINT2 — External interrupt 2 input.

I

O

I

P0.8

P0.9

33

34

O

I

TxD1 — Transmitter output for UART1.

PWM4 — Pulse Width Modulator output 4.

RxD1 — Receiver input for UART1.

O

I

PWM6 — Pulse Width Modulator output 6.

EINT3 — External interrupt 3 input.

P0.10

P0.11

35

37

O

I

RTS1 — Request to Send output for UART1.

CAP1.0 — Capture input for Timer1, channel 0.

CTS1 — Clear to Send input for UART1.

I

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

5 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 3:

Symbol

Pin description…continued

Type

Description

I

CAP1.1 — Capture input for Timer1, channel 1.

DSR1 — Data Set Ready input for UART1.

MAT1.0 — Match output for Timer1, channel 0.

RD4 — CAN4 receiver input.

P0.12

P0.13

P0.14

38

I

O

I

39

41

O

I

DTR1 — Data Terminal Ready output for UART1.

MAT1.1 — Match output for Timer1, channel 1.

TD4 — CAN4 transmitter output.

DCD1 — Data Carrier Detect input for UART1.

EINT1 — External interrupt 1 input.

I

Note: LOW on this pin while RESET is LOW forces on-chip boot-loader to

take over control of the part after reset.

P0.15

P0.16

45

46

I

RI1 — Ring Indicator input for UART1.

I

EINT2 — External interrupt 2 input.

I

EINT0 — External interrupt 0 input.

O

I

MAT0.2 — Match output for Timer0, channel 2.

CAP0.2 — Capture input for Timer0, channel 2.

CAP1.2 — Capture input for Timer1, channel 2.

SCK1 — Serial Clock for SPI1. SPI clock output from master or input to slave.

MAT1.2 — Match output for Timer1, channel 2.

CAP1.3 — Capture input for Timer1, channel 3.

P0.17

P0.18

47

53

I

I/O

O

I

I/O

MISO1 — Master In Slave Out for SPI1. Data input to SPI master or data

output from SPI slave.

O

MAT1.3 — Match output for Timer1, channel 3.

MAT1.2 — Match output for Timer1, channel 2.

P0.19

54

O

I/O

MOSI1 — Master Out Slave In for SPI1. Data output from SPI master or data

input to SPI slave.

I

CAP1.2 — Capture input for Timer1, channel 2.

MAT1.3 — Match output for Timer1, channel 3.

SSEL1 — Slave Select for SPI1. Selects the SPI interface as a slave.

EINT3 — External interrupt 3 input.

P0.20

P0.21

P0.22

55

1

O

I

O

PWM5 — Pulse Width Modulator output 5.

RD3 — CAN3 receiver input.

I

CAP1.3 — Capture input for Timer1, channel 3.

TD3 — CAN3 transmitter output.

2

O

I

CAP0.0 — Capture input for Timer0, channel 0.

MAT0.0 — Match output for Timer0, channel 0.

RD2 — CAN2 receiver input.

O

I

P0.23

P0.24

P0.25

3

5

O

TD2 — CAN2 transmitter output.

39

RD1 — CAN1 receiver input.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

6 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 3:

Symbol

P0.27

Pin description…continued

Type

Description

11

I

AIN0 — A/D converter, input 0. This analog input is always connected to its

pin.

I

CAP0.1 — Capture input for Timer0, channel 1.

MAT0.1 — Match output for Timer0, channel 1.

O

I

P0.28

13

14

15

AIN1 — A/D converter, input 1. This analog input is always connected to its

pin.

I

CAP0.2 — Capture input for Timer0, channel 2.

MAT0.2 — Match output for Timer0, channel 2.

O

I

P0.29

AIN2 — A/D converter, input 2. This analog input is always connected to its

pin.

I

CAP0.3 — Capture input for Timer0, Channel 3.

MAT0.3 — Match output for Timer0, channel 3.

O

I

P0.30

AIN3 — A/D converter, input 3. This analog input is always connected to its

pin.

I

EINT3 — External interrupt 3 input.

CAP0.0 — Capture input for Timer0, channel 0.

P1.0 to P1.31

16, 12, 8, 4, I/O

48, 44, 40,

36, 32, 28,

Port 1: Port 1 is a 32-bit bi-directional I/O port with individual direction

controls for each bit. The operation of port 1 pins depends upon the pin

function selected via the Pin Connect Block. Pins 0 through 15 of port 1 are

not available.

24, 64, 60,

56, 52, 20

P1.16

P1.17

P1.18

P1.19

P1.20

16

12

8

O

TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.

TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.

TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.

TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.

4

48

TRACESYNC — Trace Synchronization. Standard I/O port with internal

pull-up.

Note: LOW on this pin while RESET is LOW, enables pins P1.25:16 to

operate as Trace port after reset.

P1.21

P1.22

P1.23

P1.24

P1.25

P1.26

44

40

36

32

28

24

O

I

PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up.

PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.

PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.

TRACECLK — Trace Clock. Standard I/O port with internal pull-up.

EXTIN0 — External Trigger Input. Standard I/O with internal pull-up.

I/O

RTCK — Returned Test Clock output. Extra signal added to the JTAG port.

Assists debugger synchronization when processor frequency varies.

Bi-directional pin with internal pull-up.

Note: LOW on this pin while RESET is LOW, enables pins P1.31:26 to

operate as Debug port after reset.

P1.27

P1.28

P1.29

P1.30

P1.31

64

60

56

52

20

O

I

TDO — Test Data out for JTAG interface.

TDI — Test Data in for JTAG interface.

TCK — Test Clock for JTAG interface.

TMS — Test Mode Select for JTAG interface.

TRST — Test Reset for JTAG interface.

I

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

7 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 3:

Symbol

TD1

Pin description…continued

10

Type

Description

O

I

TD1 — CAN1 transmitter output.

RESET

57

External Reset input: A LOW on this pin resets the device, causing I/O ports

and peripherals to take on their default states, and processor execution to

begin at address 0. TTL with hysteresis, 5 V tolerant.

XTAL1

XTAL2

V_SS

62

61

I

Input to the oscillator circuit and internal clock generator circuits.

Output from the oscillator ampliﬁer.

O

I

6, 18, 25, 42,

50

Ground: 0 V reference.

V_SSA

59

I

Analog Ground: 0 V reference. This should nominally be the same voltage

as V_SS, but should be isolated to minimize noise and error.

V_{SSA_PLL}

V₁₈

58

PLL Analog Ground: 0 V reference. This should nominally be the same

voltage as V_SS, but should be isolated to minimize noise and error.

17, 49

63

1.8 V Core Power Supply: This is the power supply voltage for internal

circuitry.

V_18A

Analog 1.8 V Core Power Supply: This is the power supply voltage for

internal circuitry. This should be nominally the same voltage as V₁₈but should

be isolated to minimize noise and error.

V₃

23, 43, 51

7

I

3.3 V Pad Power Supply: This is the power supply voltage for the I/O ports.

V_3A

Analog 3.3 V Pad Power Supply: This should be nominally the same voltage

as V₃but should be isolated to minimize noise and error.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

8 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

6. Functional description

Details of the LPC2194 systems and peripheral functions are described in the

following sections.

6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high

performance and very low power consumption. The ARM architecture is based on

Reduced Instruction Set Computer (RISC) principles, and the instruction set and

related decode mechanism are much simpler than those of microprogrammed

Complex Instruction Set Computers. This simplicity results in a high instruction

throughput and impressive real-time interrupt response from a small and

cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory

systems can operate continuously. Typically, while one instruction is being executed,

its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as

THUMB, which makes it ideally suited to high-volume applications with memory

restrictions, or applications where code density is an issue.

The key idea behind THUMB is that of a super-reduced instruction set. Essentially,

the ARM7TDMI-S processor has two instruction sets:

• The standard 32-bit ARM set.

• A 16-bit THUMB set.

The THUMB set’s 16-bit instruction length allows it to approach twice the density of

standard ARM code while retaining most of the ARM’s performance advantage over a

traditional 16-bit processor using 16-bit registers. This is possible because THUMB

code operates on the same 32-bit register set as ARM code.

THUMB code is able to provide up to 65% of the code size of ARM, and 160% of the

performance of an equivalent ARM processor connected to a 16-bit memory system.

6.2 On-Chip Flash program memory

The LPC2194 incorporates a 256 kB Flash memory system. This memory may be

used for both code and data storage. Programming of the Flash memory may be

accomplished in several ways. It may be programmed In System via the serial port.

The application program may also erase and/or program the Flash while the

application is running, allowing a great degree of ﬂexibility for data storage ﬁeld

ﬁrmware upgrades, etc. When on-chip bootloader is used, 248 kB of Flash memory is

available for user code.

6.3 On-Chip static RAM

On-Chip static RAM may be used for code and/or data storage. The SRAM may be

accessed as 8-bits, 16-bits, and 32-bits. The LPC2194 provides 16 kB of static RAM.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

9 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

6.4 Memory map

The LPC2194 memory map incorporates several distinct regions, as shown in the

following ﬁgures.

In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in

either Flash memory (the default) or on-chip static RAM. This is described in Section

6.20 “System control”.

4.0 GB

3.75 GB

3.5 GB

0xFFFF FFFF

AHB PERIPHERALS

VPB PERIPHERALS

0xF000 0000

0xEFFF FFFF

0xE000 0000

0xDFFF FFFF

0xC000 0000

3.0 GB

RESERVED ADDRESS SPACE

0x8000 0000

0x7FFF FFFF

2.0 GB

BOOT BLOCK (RE-MAPPED FROM

ON-CHIP FLASH MEMORY

0x7FFF E000

0x7FFF DFFF

RESERVED ADDRESS SPACE

16 KBYTE ON-CHIP STATIC RAM

0x4001 0000

0x4000 3FFF

0x4000 0000

0x3FFF FFFF

1.0 GB

RESERVED ADDRESS SPACE

0x0004 0000

0x0003 FFFF

256 KBYTE ON-CHIP FLASH MEMORY

0x0000 0000

0.0 GB

002aaa757

Fig 3. LPC2194 memory map.

6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and

categorizes them as FIQ, vectored IRQ, and non-vectored IRQ as deﬁned by

programmable settings. The programmable assignment scheme means that priorities

of interrupts from the various peripherals can be dynamically assigned and adjusted.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

10 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Fast Interrupt reQuest (FIQ) has the highest priority. If more than one request is

assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the

ARM processor. The fastest possible FIQ latency is achieved when only one request

is classiﬁed as FIQ, because then the FIQ service routine can simply start dealing

with that device. But if more than one request is assigned to the FIQ class, the FIQ

service routine can read a word from the VIC that identiﬁes which FIQ source(s) is

(are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be

assigned to this category. Any of the interrupt requests can be assigned to any of the

16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the

lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to

produce the IRQ signal to the ARM processor. The IRQ service routine can start by

reading a register from the VIC and jumping there. If any of the vectored IRQs are

requesting, the VIC provides the address of the highest-priority requesting IRQs

service routine, otherwise it provides the address of a default routine that is shared by

all the non-vectored IRQs. The default routine can read another VIC register to see

what IRQs are active.

6.5.1 Interrupt sources

Table 4 lists the interrupt sources for each peripheral function. Each peripheral device

has one interrupt line connected to the Vectored Interrupt Controller, but may have

several internal interrupt ﬂags. Individual interrupt ﬂags may also represent more than

one interrupt source.

Table 4:

Block

Interrupt sources

Flag(s)

VIC channel #

WDT

Watchdog Interrupt (WDINT)

0

1

2

3

4

-

Reserved for software interrupts only

Embedded ICE, DbgCommRx

ARM Core

Timer0

Embedded ICE, DbgCommTx

Match 0 - 3 (MR0, MR1, MR2, MR3)

Capture 0 - 3 (CR0, CR1, CR2, CR3)

Match 0 - 3 (MR0, MR1, MR2, MR3)

Capture 0 - 3 (CR0, CR1, CR2, CR3)

Rx Line Status (RLS)

Timer1

UART0

5

6

Transmit Holding Register empty (THRE)

Rx Data Available (RDA)

Character Time-out Indicator (CTI)

Rx Line Status (RLS)

UART1

PWM0

7

Transmit Holding Register empty (THRE)

Rx Data Available (RDA)

Character Time-out Indicator (CTI)

Modem Status Interrupt (MSI)

Match 0 - 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)

8

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

11 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 4:

Interrupt sources…continued

Flag(s)

Block

I²C

VIC channel #

SI (state change)

SPIF, MODF

9

SPI0

SPI1

PLL

10

11

12

SPIF, MODF

PLL Lock (PLOCK)

RTC

RTCCIF (Counter Increment), RTCALF (Alarm)

13

System Control External Interrupt 0 (EINT0)

External Interrupt 1 (EINT1)

14

15

External Interrupt 2 (EINT2)

16

External Interrupt 3 (EINT3)

17

A/D

A/D Converter

18

CAN

1 ORed CAN Acceptance Filter

CAN1 (Tx int, Rx int)

CAN2 (Tx int, Rx int)

CAN3 (Tx int, Rx int)

CAN4 (Tx int, Rx int)

19

20,21

22,23

24,25

26,27

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than

one function. Conﬁguration registers control the multiplexers to allow connection

between the pin and the on chip peripherals. Peripherals should be connected to the

appropriate pins prior to being activated, and prior to any related interrupt(s) being

enabled. Activity of any enabled peripheral function that is not mapped to a related

pin should be considered undeﬁned.

The Pin Control Module contains three registers as shown in Table 5.

Table 5:

Address

Name

Description

Access

0xE002C000

0xE002C004

0xE002C014

PINSEL0

PINSEL1

PINSEL2

Pin function select register 0

Pin function select register 1

Pin function select register 2

Read/Write

6.7 Pin function select register 0 (PINSEL0 - 0xE002C000)

The PINSEL0 register controls the functions of the pins as per the settings listed in

Table 6. The direction control bit in the IODIR register is effective only when the GPIO

function is selected for a pin. For other functions, direction is controlled automatically.

Settings other than those shown in Table 6 are reserved, and should not be used

Table 6:

PINSEL0

1:0

Pin function select register 0 (PINSEL0 - 0xE002C000)

Pin name Value

Function

Value after Reset

P0.0

0

1

0

1

0

1

GPIO Port 0.0

TxD (UART0)

PWM1

0

Reserved

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

12 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 6:

Pin function select register 0 (PINSEL0 - 0xE002C000)…continued

PINSEL0

Pin name Value

Function

Value after Reset

3:2

P0.1

P0.2

P0.3

P0.4

P0.5

P0.6

P0.7

P0.8

P0.9

P0.10

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

GPIO Port 0.1

RxD (UART0)

PWM3

0

EINT0

5:4

GPIO Port 0.2

SCL (I²C)

0

Capture 0.0 (Timer0)

Reserved

7:6

GPIO Port 0.3

SDA (I²C)

Match 0.0 (Timer0)

EINT1

9:8

GPIO Port 0.4

SCK (SPI0)

Capture 0.1 (Timer0)

Reserved

11:10

13:12

15:14

17:16

19:18

21:20

GPIO Port 0.5

MISO (SPI0)

Match 0.1 (Timer0)

Reserved

GPIO Port 0.6

MOSI (SPI0)

Capture 0.2 (Timer0)

Reserved

GPIO Port 0.7

SSEL (SPI0)

PWM2

EINT2

GPIO Port 0.8

TxD UART1

PWM4

Reserved

GPIO Port 0.9

RxD (UART1)

PWM6

EINT3

GPIO Port 0.10

RTS (UART1)

Capture 1.0 (Timer1)

Reserved

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

13 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 6:

Pin function select register 0 (PINSEL0 - 0xE002C000)…continued

PINSEL0

Pin name Value

Function

Value after Reset

23:22

P0.11

P0.12

P0.13

P0.14

P0.15

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

GPIO Port 0.11

CTS (UART1)

Capture 1.1 (Timer1)

Reserved

0

25:24

27:26

29:28

31:30

GPIO Port 0.12

DSR (UART1)

Match 1.0 (Timer1)

RD4 (CAN controller 4)

GPIO Port 0.13

DTR (UART1)

Match 1.1 (Timer1)

TD4 (CAN controller 4)

GPIO Port 0.14

DCD (UART1)

EINT1

0

Reserved

GPIO Port 0.15

RI (UART1)

EINT2

Reserved

6.8 Pin function select register 1 (PINSEL1 - 0xE002C004)

The PINSEL1 register controls the functions of the pins as per the settings listed in

Table 7. The direction control bit in the IODIR register is effective only when the GPIO

function is selected for a pin. For other functions direction is controlled automatically.

Settings other than those shown in the table are reserved, and should not be used.

Table 7:

Pin function select register 1 (PINSEL1 - 0xE002C004)

PINSEL1

Pin Name

Value

Function

Value after

Reset

1:0

3:2

5:4

P0.16

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

GPIO Port 0.16

EINT0

0

Match 0.2 (Timer0)

Capture 0.2 (Timer0)

GPIO Port 0.17

Capture 1.2 (Timer1)

SCK (SPI1)

P0.17

P0.18

Match 1.2 (Timer1)

GPIO Port 0.18

Capture 1.3 (Timer1)

MISO (SPI1)

Match 1.3 (Timer1)

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

14 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 7:

Pin function select register 1 (PINSEL1 - 0xE002C004)…continued

PINSEL1

Pin Name

Value

Function

Value after

Reset

7:6

P0.19

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

GPIO Port 0.19

Match 1.2 (Timer1)

MOSI (SPI1)

0

1

Capture 1.2 (Timer1)

GPIO Port 0.20

Match 1.3 (Timer1)

SSEL (SPI1)

9:8

P0.20

P0.21

P0.22

P0.23

P0.24

P0.25

P0.26

P0.27

P0.28

EINT3

11:10

13:12

15:14

17:16

19:18

21:20

23:22

25:24

GPIO Port 0.21

PWM5

RD3 (CAN controller 3)

Capture 1.3 (Timer1)

GPIO Port 0.22

TD3 (CAN controller 3)

Capture 0.0 (Timer0)

Match 0.0 (Timer0)

GPIO Port 0.23

RD2 (CAN controller 2)

Reserved

GPIO Port 0.24

TD2 (CAN controller 2)

Reserved

GPIO Port 0.25

RD1 (CAN controller 1)

Reserved

GPIO Port 0.27

AIN0 (A/D input 0)

Capture 0.1 (Timer0)

Match 0.1 (Timer0)

GPIO Port 0.28

AIN1 (A/D input 1)

Capture 0.2 (Timer0)

Match 0.2 (Timer0)

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

15 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 7:

Pin function select register 1 (PINSEL1 - 0xE002C004)…continued

PINSEL1

Pin Name

Value

Function

Value after

Reset

27:26

P0.29

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

GPIO Port 0.29

AIN2 (A/D input 2)

Capture 0.3 (Timer0)

Match 0.3 (Timer0)

GPIO Port 0.30

AIN3 (A/D input 0)

EINT3

1

0

29:28

31:30

P0.30

P0.31

Capture 0.0 (Timer0)

Reserved

6.9 Pin function select register 2 (PINSEL2 - 0xE002C014)

The PINSEL2 register controls the functions of the pins as per the settings listed in

Table 8. The direction control bit in the IODIR register is effective only when the GPIO

function is selected for a pin. For other functions direction is controlled automatically.

Settings other than those shown in the table are reserved, and should not be used.

Table 8:

Pin function select register 2 (PINSEL2 - 0xE002C014)

PINSEL2 bits

Description

Reset value

1:0

2

Reserved

-

When 0, pins P1.31:26 are GPIO pins. When 1,

P1.31:26 are used as Debug port.

0

3

When 0, pins P1.25:16 are used as GPIO pins. When

1, P1.25:16 are used as Trace port.

0

-

31:4

Reserved

31:30

6.10 General purpose parallel I/O

Device pins that are not connected to a speciﬁc peripheral function are controlled by

the GPIO registers. Pins may be dynamically conﬁgured as inputs or outputs.

Separate registers allow setting or clearing any number of outputs simultaneously.

The value of the output register may be read back, as well as the current state of the

port pins.

6.10.1 Features

• Direction control of individual bits.

• Separate control of output set and clear.

• All I/O default to inputs after reset.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

16 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

6.11 10-bit A/D converter

The LPC2194 contains a single 10-bit successive approximation analog to digital

converter with four multiplexed channels.

6.11.1 Features

• Measurement range of 0 V to 3 V.

• Capable of performing more than 400,000 10-bit samples per second.

• Burst conversion mode for single or multiple inputs.

• Optional conversion on transition on input pin or Timer Match signal.

6.12 CAN controllers and acceptance ﬁlter

The LPC2194 contains four CAN controllers. The Controller Area network (CAN) is a

serial communications protocol which efﬁciently supports distributed real-time control

with a very high level of security. Its domain of application ranges from high speed

networks to low cost multiplex wiring.

6.12.1 Features

• Data rates up to 1 Mbit/s on each bus.

• 32-bit register and RAM access.

• Compatible with CAN speciﬁcation 2.0B, ISO 11898-1.

• Global Acceptance Filter recognizes 11 and 29-bit Rx identiﬁers for all CAN buses.

• Acceptance Filter can provide FullCAN-style automatic reception for selected

Standard identiﬁers.

6.13 UARTs

The LPC2194 contains two UARTs. One UART provides a full modem control

handshake interface, the other provides only transmit and receive data lines.

6.13.1 Features

• 16 byte Receive and Transmit FIFOs.

• Register locations conform to ‘550 industry standard.

• Receiver FIFO trigger points at 1, 4, 8, and 14 bytes

• Built-in baud rate generator.

• Standard modem interface signals included on UART1.

6.14 I²C serial I/O controller

I²C is a bi-directional bus for inter-IC control using only two wires: a serial clock line

(SCL), and a serial data line (SDA). Each device is recognized by a unique address

and can operate as either a receiver-only device (e.g. an LCD driver or a transmitter

with the capability to both receive and send information (such as memory).

Transmitters and/or receivers can operate in either master or slave mode, depending

on whether the chip has to initiate a data transfer or is only addressed. I²C is a

multi-master bus, it can be controlled by more than one bus master connected to it.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

17 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

I²C implemented in LPC2194 supports bit rate up to 400 kbit/s (Fast I²C).

6.14.1 Features

• Standard I²C compliant bus interface.

• Easy to conﬁgure as Master, Slave, or Master/Slave.

• Programmable clocks allow versatile rate control.

• Bidirectional data transfer between masters and slaves.

• Multi-master bus (no central master).

• Arbitration between simultaneously transmitting masters without corruption of

serial data on the bus.

• Serial clock synchronization allows devices with different bit rates to communicate

via one serial bus.

• Serial clock synchronization can be used as a handshake mechanism to suspend

and resume serial transfer.

• The I²C bus may be used for test and diagnostic purposes.

6.15 SPI serial I/O controller

The LPC2194 contains two SPIs. The SPI is a full duplex serial interface, designed to

be able to handle multiple masters and slaves connected to a given bus. Only a single

master and a single slave can communicate on the interface during a given data

transfer. During a data transfer the master always sends a byte of data to the slave,

and the slave always sends a byte of data to the master.

6.15.1 Features

• Compliant with Serial Peripheral Interface (SPI) speciﬁcation.

• Synchronous, Serial, Full Duplex, Communication.

• Combined SPI master and slave.

• Maximum data bit rate of one eighth of the input clock rate.

6.16 General purpose timers

The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally

generate interrupts or perform other actions at speciﬁed timer values, based on four

match registers. It also includes four capture inputs to trap the timer value when an

input signal transitions, optionally generating an interrupt. Multiple pins can be

selected to perform a single capture or match function, providing an application with

‘or’ and ‘and’, as well as ‘broadcast’ functions among them.

6.16.1 Features

• A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

18 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

• Four 32-bit capture channels per timer that can take a snapshot of the timer value

when an input signal transitions. A capture event may also optionally generate an

interrupt.

• Four 32-bit match registers that allow:

– Continuous operation with optional interrupt generation on match.

– Stop timer on match with optional interrupt generation.

– Reset timer on match with optional interrupt generation.

• Four external outputs per timer corresponding to match registers, with the following

capabilities:

– Set LOW on match.

– Set HIGH on match.

– Toggle on match.

– Do nothing on match.

6.17 Watchdog timer

The purpose of the Watchdog is to reset the microcontroller within a reasonable

amount of time if it enters an erroneous state. When enabled, the Watchdog will

generate a system reset if the user program fails to ‘feed’ (or reload) the Watchdog

within a predetermined amount of time.

6.17.1 Features

• Internally resets chip if not periodically reloaded.

• Debug mode.

• Enabled by software but requires a hardware reset or a Watchdog reset/interrupt to

be disabled.

• Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.

• Flag to indicate Watchdog reset.

• Programmable 32-bit timer with internal pre-scaler.

• Selectable time period from (t_pclk× 256 × 4) to (t_pclk× 2³²× 4) in multiples of

t

_pclk× 4.

6.18 Real time clock

The Real Time Clock (RTC) is designed to provide a set of counters to measure time

when normal or idle operating mode is selected. The RTC has been designed to use

little power, making it suitable for battery powered systems where the CPU is not

running continuously (Idle mode).

6.18.1 Features

• Measures the passage of time to maintain a calendar and clock.

• Ultra Low Power design to support battery powered systems.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

19 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

• Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and

Day of Year.

• Programmable Reference Clock Divider allows adjustment of the RTC to match

various crystal frequencies.

6.19 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features,

although only the PWM function is pinned out on the LPC2194. The Timer is

designed to count cycles of the peripheral clock (PCLK) and optionally generate

interrupts or perform other actions when speciﬁed timer values occur, based on

seven match registers. The PWM function is also based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to

be used for more applications. For instance, multi-phase motor control typically

requires three non-overlapping PWM outputs with individual control of all three pulse

widths and positions.

Two match registers can be used to provide a single edge controlled PWM output.

One match register (MR0) controls the PWM cycle rate, by resetting the count upon

match. The other match register controls the PWM edge position. Additional single

edge controlled PWM outputs require only one match register each, since the

repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM

outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0

match occurs.

Three match registers can be used to provide a PWM output with both edges

controlled. Again, the MR0 match register controls the PWM cycle rate. The other

match registers control the two PWM edge positions. Additional double edge

controlled PWM outputs require only two match registers each, since the repetition

rate is the same for all PWM outputs.

With double edge controlled PWM outputs, speciﬁc match registers control the rising

and falling edge of the output. This allows both positive going PWM pulses (when the

rising edge occurs prior to the falling edge), and negative going PWM pulses (when

the falling edge occurs prior to the rising edge).

6.19.1 Features

• Seven match registers allow up to six single edge controlled or three double edge

controlled PWM outputs, or a mix of both types.

• The match registers also allow:

– Continuous operation with optional interrupt generation on match.

– Stop timer on match with optional interrupt generation.

– Reset timer on match with optional interrupt generation.

• Supports single edge controlled and/or double edge controlled PWM outputs.

Single edge controlled PWM outputs all go HIGH at the beginning of each cycle

unless the output is a constant LOW. Double edge controlled PWM outputs can

have either edge occur at any position within a cycle. This allows for both positive

going and negative going pulses.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

20 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

• Pulse period and width can be any number of timer counts. This allows complete

ﬂexibility in the trade-off between resolution and repetition rate. All PWM outputs

will occur at the same repetition rate.

• Double edge controlled PWM outputs can be programmed to be either positive

going or negative going pulses.

• Match register updates are synchronized with pulse outputs to prevent generation

of erroneous pulses. Software must ‘release’ new match values before they can

become effective.

• May be used as a standard timer if the PWM mode is not enabled.

• A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

6.20 System control

6.20.1 Crystal oscillator

The oscillator supports crystals in the range of 1 MHz to 30 MHz. The oscillator

output frequency is called f_oscand the ARM processor clock frequency is referred to

as cclk for purposes of rate equations, etc. f_oscand cclk are the same value unless

the PLL is running and connected. Refer to Section 6.20.2 “PLL” for additional

information.

6.20.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The

input frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current

Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in

practice, the multiplier value cannot be higher than 6 on this family of microcontrollers

due to the upper frequency limit of the CPU). The CCO operates in the range of

156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO

within its frequency range while the PLL is providing the desired output frequency.

The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock.

Since the minimum output divider value is 2, it is insured that the PLL output has a

50% duty cycle.The PLL is turned off and bypassed following a chip Reset and may

be enabled by software. The program must conﬁgure and activate the PLL, wait for

the PLL to Lock, then connect to the PLL as a clock source.

6.20.3 Reset and wake-up timer

Reset has two sources on the LPC2194: the RESET pin and Watchdog Reset. The

RESET pin is a Schmitt trigger input pin with an additional glitch ﬁlter. Assertion of

chip Reset by any source starts the Wake-up Timer (see Wake-up Timer description

below), causing the internal chip reset to remain asserted until the external Reset is

de-asserted, the oscillator is running, a ﬁxed number of clocks have passed, and the

on-chip Flash controller has completed its initialization.

When the internal Reset is removed, the processor begins executing at address 0,

which is the Reset vector. At that point, all of the processor and peripheral registers

have been initialized to predetermined values.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

21 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

The wake-up timer ensures that the oscillator and other analog functions required for

chip operation are fully functional before the processor is allowed to execute

instructions. This is important at power on, all types of Reset, and whenever any of

the aforementioned functions are turned off for any reason. Since the oscillator and

other functions are turned off during Power-down mode, any wake-up of the

processor from Power-down mode makes use of the Wake-up Timer.

The Wake-up Timer monitors the crystal oscillator as the means of checking whether

it is safe to begin code execution. When power is applied to the chip, or some event

caused the chip to exit Power-down mode, some time is required for the oscillator to

produce a signal of sufﬁcient amplitude to drive the clock logic. The amount of time

depends on many factors, including the rate of V_DDramp (in the case of power on),

the type of crystal and its electrical characteristics (if a quartz crystal is used), as well

as any other external circuitry (e.g. capacitors), and the characteristics of the

oscillator itself under the existing ambient conditions.

6.20.4 External interrupt inputs

The LPC2194 includes up to nine edge or level sensitive External Interrupt Inputs as

selectable pin functions. When the pins are combined, external events can be

processed as four independent interrupt signals. The External Interrupt Inputs can

optionally be used to wake up the processor from Power-down mode.

6.20.5 Memory Mapping Control

The Memory Mapping Control alters the mapping of the interrupt vectors that appear

beginning at address 0x00000000. Vectors may be mapped to the bottom of the

on-chip Flash memory, or to the on-chip static RAM. This allows code running in

different memory spaces to have control of the interrupts.

6.20.6 Power Control

The LPC2194 supports two reduced power modes: Idle mode and Power-down

mode. In Idle mode, execution of instructions is suspended until either a Reset or

interrupt occurs. Peripheral functions continue operation during Idle mode and may

generate interrupts to cause the processor to resume execution. Idle mode eliminates

power used by the processor itself, memory systems and related controllers, and

internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal

clocks. The processor state and registers, peripheral registers, and internal SRAM

values are preserved throughout Power-down mode and the logic levels of chip

output pins remain static. The Power-down mode can be terminated and normal

operation resumed by either a Reset or certain speciﬁc interrupts that are able to

function without clocks. Since all dynamic operation of the chip is suspended,

Power-down mode reduces chip power consumption to nearly zero.

A Power Control for Peripherals feature allows individual peripherals to be turned off if

they are not needed in the application, resulting in additional power savings.

6.20.7 VPB bus

The VPB Divider determines the relationship between the processor clock (cclk) and

the clock used by peripheral devices (PCLK). The VPB Divider serves two purposes.

The ﬁrst is that the VPB bus cannot operate at the highest speeds of the CPU. In

order to compensate for this, the VPB bus may be slowed down to one half or one

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

22 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

fourth of the processor clock rate. The default condition at reset is for the VPB bus to

run at one quarter of the CPU clock. The second purpose of the VPB Divider is to

allow power savings when an application does not require any peripherals to run at

the full processor rate. Because the VPB Divider is connected to the PLL output, the

PLL remains active (if it was running) during Idle mode.

6.21 Emulation and debugging

The LPC2194 supports emulation and debugging via a JTAG serial port. A trace port

allows tracing program execution. Debugging and trace functions are multiplexed only

with GPIOs on Port 1. This means that all communication, timer and interface

peripherals residing on Port 0 are available during the development and debugging

phase as they are when the application is run in the embedded system itself.

6.21.1 Embedded ICE™

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging

of the target system requires a host computer running the debugger software and an

EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the

Remote Debug Protocol commands to the JTAG data needed to access the ARM

core.

The ARM core has a Debug Communication Channel function built-in. The debug

communication channel allows a program running on the target to communicate with

the host debugger or another separate host without stopping the program ﬂow or

even entering the debug state. The debug communication channel is accessed as a

co-processor 14 by the program running on the ARM7TDMI-S core. The debug

communication channel allows the JTAG port to be used for sending and receiving

data without affecting the normal program ﬂow. The debug communication channel

data and control registers are mapped in to addresses in the EmbeddedICE™ logic.

6.21.2 Embedded trace

Since the LPC2194 has signiﬁcant amounts of on-chip memory, it is not possible to

determine how the processor core is operating simply by observing the external pins.

The Embedded Trace Macrocell provides real-time trace capability for deeply

embedded processor cores. It outputs information about processor execution to the

trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system

bus. It compresses the trace information and exports it through a narrow trace port.

An external trace port analyzer must capture the trace information under software

debugger control. Instruction trace (or PC trace) shows the ﬂow of execution of the

processor and provides a list of all the instructions that were executed. Instruction

trace is signiﬁcantly compressed by only broadcasting branch addresses as well as a

set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace

information generation can be controlled by selecting the trigger resource. Trigger

resources include address comparators, counters and sequencers. Since trace

information is compressed the software debugger requires a static image of the code

being executed. Self-modifying code can not be traced because of this restriction.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

23 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

6.21.3 RealMonitor™

RealMonitor is a conﬁgurable software module, developed by ARM Inc., which

enables real time debug. It is a lightweight debug monitor that runs in the background

while users debug their foreground application. It communicates with the host using

the DCC (Debug Communications Channel), which is present in the EmbeddedICE

logic. The LPC2194 contains a speciﬁc conﬁguration of RealMonitor software

programmed into the on-chip Flash memory.

7. Limiting values

Table 9:

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol Parameter

Conditions

Min

Max

+2.5

+3.6

4.6

Unit

V

V₁₈

V₃

Supply voltage, internal rail

−0.5

Supply voltage, external rail

V

V_3A

AV_IN

Analog 3.3 V pad supply voltage

V

Analog input voltage on A/D related

pins

5.1

V

V_i

DC input voltage, 5 V tolerant I/O

pins^[3][4]

−0.5

6.0

V

V_i

DC input voltage, other I/O pins^[2][3]

DC supply current per supply pin^[5]

DC ground current per ground pin^[5]

Storage temperature^[6]

−0.5

-

V₃+ 0.5 V

I

100

125

-

mA

I

-

mA

°C

W

T_stg

P

−40

1.5

Power dissipation (based on

package heat transfer, not device

power consumption)

[1] The following applies to the Limiting values:

a) Stresses above those listed under Limiting values may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any conditions other

than those described in Section 8 “Static characteristics” and Section 9 “Dynamic characteristics”

of this speciﬁcation is not implied.

b) This product includes circuitry speciﬁcally designed for the protection of its internal devices from

the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional

precautions be taken to avoid applying greater than the rated maximum.

c) Parameters are valid over operating temperature range unless otherwise speciﬁed. All voltages

are with respect to V_SSunless otherwise noted.

[2] Not to exceed 4.6 V.

[3] Including voltage on outputs in 3-state mode.

[4] Only valid when the V₃supply voltage is present.

[5] The peak current is limited to 25 times the corresponding maximum current.

[6] Dependent on package type.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

24 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

8. Static characteristics

Table 10: Static characteristics

T_amb= −40 °C to +85 °C for commercial, unless otherwise speciﬁed.

Symbol Parameter

Conditions

Min

1.65

3.0

Typ^[1]

1.8

Max

1.95

3.6

Unit

V

V₁₈

V₃

Supply voltage

External rail supply voltage

3.3

V

V_3A

Analog 3.3 V pad supply

voltage

2.5

3.3

3.6

V

Standard Port pins, RESET, RTCK

I_IL

Low level input current, no

pull-up

V_i= 0

-

3

-

µA

mA

I_IH

High level input current, no V_i= V₃

pull down

-

I_OZ

3-state output leakage, no

pull-up/down

V_o= 0, V_o= V₃

-

I_latchup

I/O latch-up current

−(0.5 V₃) < V < (1.5 V₃)

T_j< 125 °C

100

V_i

Input voltage^[3][4][5]

0

-

5.5

V₃

-

V

V_o

Output voltage, output active

High level input voltage

Low level input voltage

Hysteresis voltage

High level output voltage^[6]

Low level output voltage^[6]

High level output current^[6]

Low level output current^[6]

0

-

V

V_IH

V_IL

V_hys

V_OH

V_OL

I_OH

I_OL

I_OH

2.0

-

V

-

0.8

-

V

-

0.4

V

I_OH= −4 mA

I_OL= −4 mA

V_OH= V₃− 0.4 V

V_OL= 0.4 V

V_OH= 0

V₃− 0.4

-

V

-

0.4

-

V

−4

4

-

mA

-

High level short circuit

current^[7]

−45

I_OL

Low level short circuit

current^[7]

V_OL= V₃

-

50

mA

I_PD

I_PU

Pull-down current

V_i= 5 V^[8]

V_i= 0

V₃< V_i< 5 V^[8]

10

−15

0

50

−50

0

150

−85

0

µA

mA

Pull-up current (applies to

P1.16 - P1.25)

I₁₈

Active Mode

V₁₈= 1.8 V, cclk = 60 MHz,

-

30

-

T_amb= 25 °C, code

while(1){}

executed from FLASH, no active

peripherals

Power-down Mode

V₁₈= 1.8 V, T_amb= +25 °C,

V₁₈= 1.8 V, T_amb= +85 °C

V₁₈= 1.8 V, T_amb= +105 °C

-

25

-

µA

110

200

I²C pins

V_IH

High level input voltage

Low level input voltage

V_TOLis from 4.5 V to 5.5 V

0.7 V_TOL

-

V

V_IL

0.3 V_TOL

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

25 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Table 10: Static characteristics…continued

T_amb= −40 °C to +85 °C for commercial, unless otherwise speciﬁed.

Symbol Parameter

Conditions

V_TOLis from 4.5 V to 5.5 V

I_OL= 3 mA

Min

Typ^[1]

Max

-

Unit

V

V_hys

V_OL

I_lkg

Hysteresis voltage

Low level output voltage^[6]

-

0.5 V_TOL

-

0.4

4

V

Input leakage to V_SS

V_i= V₃

2

µA

V_i= 5 V

10

22

Oscillator pins

X1 input Voltages

X2 output Voltages

0

-

V₁₈

[1] Typical ratings are not guaranteed. The values listed are at room temperature (+25 ˚C), nominal supply voltages.

[2] Pin capacitance is characterized but not tested.

[3] Including voltage on outputs in 3-state mode.

[4] V₃supply voltages must be present.

[5] 3-state outputs go into 3-state mode when V₃is grounded.

[6] Accounts for 100 mV voltage drop in all supply lines.

[7] Only allowed for a short time period.

[8] Minimum condition for V_i= 4.5 V, maximum condition for V_i= 5.5 V.

Table 11: A/D converter DC electrical characteristics

V_3A= 2.5 V to 3.6 V unless otherwise speciﬁed; T_amb= −40 °C to +85 °C unless otherwise speciﬁed; A/D converter frequency

4.5 MHz.

Symbol

AV_IN

C_IN

Parameter

Min

Max

V_3A

1

Unit

V

Analog input voltage

Analog input capacitance

Differential non-linearity^[1][2][3]

Integral non-linearity^[1][4]

Offset error^[1][5]

0

-

pF

DL_e

IL_e

±1

LSB

%

±2

OS_e

G_e

±3

Gain error^[1][6]

Absolute error^[1][7]

±0.5

±4

A_e

LSB

[1] Conditions: V_SSA= 0 V, V_3A= 3.3 V.

[2] The A/D is monotonic, there are no missing codes.

[3] The differential non-linearity (DLe) is the difference between the actual step width and the ideal step width. See Figure 4.

[4] The integral no-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after

appropriate adjustment of gain and offset errors. See Figure 4.

[5] The offset error (OSe) is the absolute difference between the straight line which ﬁts the actual curve and the straight line which ﬁts the

ideal curve. See Figure 4.

[6] The gain error (Ge) is the relative difference in percent between the straight line ﬁtting the actual transfer curve after removing offset

error, and the straight line which ﬁts the ideal transfer curve. See Figure 4.

[7] The absolute voltage error (Ae) is the maximum difference between the center of the steps of the actual transfer curve of the

non-calibrated A/D and the ideal transfer curve. See Figure 4.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

26 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

gain

error

offset

error

G

OS

e

1023

1022

1021

1020

1019

1018

(2)

7

Code

out

(1)

6

5

4

3

2

1

0

(5)

(4)

(3)

1 LSB

(ideal)

1018 1019 1020 1021 1022 1023 1024

1

2

3

4

5

6

7

AV (LSB

)

IN ideal

offset

error

V - V

3A SSA

1024

1 LSB =

OS

e

002aaa668

(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential non-linearity (DL_e).

(4) Integral non-linearity (IL_e).

(5) Center of a step of the actual transfer curve.

Fig 4. A/D conversion characteristics.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

27 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

9. Dynamic characteristics

Table 12: Characteristics

T_amb= 0 °C to +70 °C for commercial, −40 °C to +85 °C for industrial, V₁₈, V₃over speciﬁed ranges^[1]

Symbol

Parameter

Conditions

Min

Typ^[1]

Max

Unit

External Clock

f_osc

Oscillator frequency supplied by an

external oscillator (signal generator)

1

-

50

30

25

MHz

External clock frequency supplied by

an external crystal oscillator

1

External clock frequency if on-chip

PLL is used

10

External clock frequency if ISP is

used for initial code download

t_C

Oscillator clock period

Clock high time

Clock low time

20

-

1000

ns

t_CHCX

t_CLCX

t_CLCH

t_CHCL

Port Pins

t_RISE

t_c× 0.4

-

t_c× 0.4

-

Clock rise time

Clock fall time

-

5

Port output rise time (except P0.2,

P0.3)

-

10

-

ns

t_FALL

Port output fall time (except P0.2,

P0.3)

I²C pins

t_f

Output fall time from V_IHto V_IL

20 +

0.1 × C_b

-

ns

[2]

[1] Parameters are valid over operating temperature range unless otherwise speciﬁed.

[2] Bus capacitance C_bin pF, from 10 pF to 400 pF.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

28 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

9.1 Timing

V

- 0.5 V

0.45 V

DD

0.2 V

+ 0.9

DD

- 0.1 V

0.2 V

DD

t

CHCX

t

CLCX

t

CHCL

CLCH

t

C

002aaa416

Fig 5. External clock timing.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

29 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

10. Package outline

LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm

SOT314-2

y

X

A

48

33

Z

49

32

E

e

H

A

E

2

E

A

(A )

3

A

1

w M

p

θ

b

L

p

pin 1 index

L

64

17

detail X

1

16

Z

v M

D

A

e

w M

b

p

D

B

H

v M

B

D

0

2.5

scale

5 mm

DIMENSIONS (mm are the original dimensions)

A

(1)

UNIT

A

b

c

D

E

e

H

L

v

w

y

Z

E

θ

1

2

3

p

D

E

p

D

max.

7^o

0^o

0.20 1.45

0.05 1.35

0.27 0.18 10.1 10.1

0.17 0.12 9.9 9.9

12.15 12.15

11.85 11.85

0.75

0.45

1.45 1.45

1.05 1.05

1.6

mm

0.25

0.5

1

0.2 0.12 0.1

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

00-01-19

03-02-25

SOT314-2

136E10

MS-026

Fig 6.

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

30 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

11. Revision history

Table 13: Revision history

Rev Date

CPCN

-

Description

01 20040206

Preliminary data (9397 750 12757)

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

31 of 33

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

12. Data sheet status

Level Data sheet status^[1]

Product status^[2][3]

Deﬁnition

I

Objective data

Development

This data sheet contains data from the objective speciﬁcation for product development. Philips

Semiconductors reserves the right to change the speciﬁcation in any manner without notice.

II

Preliminary data

Qualiﬁcation

This data sheet contains data from the preliminary speciﬁcation. Supplementary data will be published

at a later date. Philips Semiconductors reserves the right to change the speciﬁcation without notice, in

order to improve the design and supply the best possible product.

III

Product data

Production

This data sheet contains data from the product speciﬁcation. Philips Semiconductors reserves the

right to make changes at any time in order to improve the design, manufacturing and supply. Relevant

changes will be communicated via a Customer Product/Process Change Notiﬁcation (CPCN).

[1]

[2]

Please consult the most recently issued data sheet before initiating or completing a design.

The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at

URL http://www.semiconductors.philips.com.

[3]

For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Right to make changes — Philips Semiconductors reserves the right to

13. Deﬁnitions

make changes in the products - including circuits, standard cells, and/or

software - described or contained herein in order to improve design and/or

performance. When the product is in full production (status ‘Production’),

relevant changes will be communicated via a Customer Product/Process

Change Notiﬁcation (CPCN). Philips Semiconductors assumes no

responsibility or liability for the use of any of these products, conveys no

licence or title under any patent, copyright, or mask work right to these

products, and makes no representations or warranties that these products are

free from patent, copyright, or mask work right infringement, unless otherwise

speciﬁed.

Short-form speciﬁcation — The data in a short-form speciﬁcation is

extracted from a full data sheet with the same type number and title. For

detailed information see the relevant data sheet or data handbook.

Limiting values deﬁnition — Limiting values given are in accordance with

the Absolute Maximum Rating System (IEC 60134). Stress above one or

more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or at any

other conditions above those given in the Characteristics sections of the

speciﬁcation is not implied. Exposure to limiting values for extended periods

may affect device reliability.

15. Licenses

Application information — Applications that are described herein for any

of these products are for illustrative purposes only. Philips Semiconductors

make no representation or warranty that such applications will be suitable for

the speciﬁed use without further testing or modiﬁcation.

Purchase of Philips I²C components

Purchase of Philips I²C components conveys a license

under the Philips’ I²C patent to use the components in the

I²C system provided the system conforms to the I²C

speciﬁcation deﬁned by Philips. This speciﬁcation can be

ordered using the code 9398 393 40011.

14. Disclaimers

Life support — These products are not designed for use in life support

appliances, devices, or systems where malfunction of these products can

reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so

at their own risk and agree to fully indemnify Philips Semiconductors for any

damages resulting from such application.

16. Trademarks

RealMonitor — is a trademark of ARM, Inc.

EmbeddedICE — is a trademark of ARM, Inc.

ARM7TDMI-S — is a trademark of ARM, Inc.

SPI — is a trademark of Motorola, Inc.

Contact information

For additional information, please visit http://www.semiconductors.philips.com.

For sales ofﬁce addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

32 of 33

9397 750 12757

Preliminary data

Rev. 01 — 06 February 2004

LPC2194

Single-chip 16/32-bit microcontrollers

Philips Semiconductors

Contents

1

General description . . . . . . . . . . . . . . . . . . . . . . 1

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Key features . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Ordering information. . . . . . . . . . . . . . . . . . . . . 2

Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 2

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3

6.20.6

6.20.7

6.21

6.21.1

6.21.2

6.21.3

Power Control. . . . . . . . . . . . . . . . . . . . . . . . . 22

VPB bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Emulation and debugging. . . . . . . . . . . . . . . . 23

Embedded ICE™ . . . . . . . . . . . . . . . . . . . . . . 23

Embedded trace. . . . . . . . . . . . . . . . . . . . . . . 23

RealMonitor™ . . . . . . . . . . . . . . . . . . . . . . . . 24

2

2.1

3

3.1

4

7

Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 24

Static characteristics . . . . . . . . . . . . . . . . . . . 25

Dynamic characteristics. . . . . . . . . . . . . . . . . 28

Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Package outline . . . . . . . . . . . . . . . . . . . . . . . . 30

Revision history . . . . . . . . . . . . . . . . . . . . . . . 31

Data sheet status. . . . . . . . . . . . . . . . . . . . . . . 32

Deﬁnitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Licenses. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

5

5.1

5.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 4

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5

8

9

9.1

10

11

12

13

14

15

16

6

Functional description . . . . . . . . . . . . . . . . . . . 9

Architectural overview. . . . . . . . . . . . . . . . . . . . 9

On-Chip Flash program memory . . . . . . . . . . . 9

On-Chip static RAM . . . . . . . . . . . . . . . . . . . . . 9

Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . 10

Interrupt controller . . . . . . . . . . . . . . . . . . . . . 10

Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 11

Pin connect block . . . . . . . . . . . . . . . . . . . . . . 12

Pin function select register 0 (PINSEL0

6.1

6.2

6.3

6.4

6.5

6.5.1

6.6

6.7

- 0xE002C000). . . . . . . . . . . . . . . . . . . . . . . . 12

Pin function select register 1 (PINSEL1

- 0xE002C004). . . . . . . . . . . . . . . . . . . . . . . . 14

Pin function select register 2 (PINSEL2

6.8

6.9

- 0xE002C014). . . . . . . . . . . . . . . . . . . . . . . . 16

General purpose parallel I/O. . . . . . . . . . . . . . 16

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

10-bit A/D converter . . . . . . . . . . . . . . . . . . . . 17

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

CAN controllers and acceptance ﬁlter . . . . . . 17

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

UARTs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

I²C serial I/O controller . . . . . . . . . . . . . . . . . . 17

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

SPI serial I/O controller. . . . . . . . . . . . . . . . . . 18

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

General purpose timers . . . . . . . . . . . . . . . . . 18

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 19

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Real time clock . . . . . . . . . . . . . . . . . . . . . . . . 19

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Pulse width modulator . . . . . . . . . . . . . . . . . . 20

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

System control . . . . . . . . . . . . . . . . . . . . . . . . 21

Crystal oscillator . . . . . . . . . . . . . . . . . . . . . . . 21

PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Reset and wake-up timer . . . . . . . . . . . . . . . . 21

External interrupt inputs . . . . . . . . . . . . . . . . . 22

Memory Mapping Control . . . . . . . . . . . . . . . . 22

6.10

6.10.1

6.11

6.11.1

6.12

6.12.1

6.13

6.13.1

6.14

6.14.1

6.15

6.15.1

6.16

6.16.1

6.17

6.17.1

6.18

6.18.1

6.19

6.19.1

6.20

6.20.1

6.20.2

6.20.3

6.20.4

6.20.5

Printed in the U.S.A.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior

written consent of the copyright owner.

The information presented in this document does not form part of any quotation or

contract, is believed to be accurate and reliable and may be changed without notice. No

liability will be accepted by the publisher for any consequence of its use. Publication

thereof does not convey nor imply any license under patent- or other industrial or

intellectual property rights.

Date of release: 06 February 2004

Document order number: 9397 750 12757


型号：	LPC2194JBD64
厂家：	NXP
描述：	Single-chip 16/32-bit microcontrollers 256 kB ISP/IAP Flash with 10-bit ADC and CAN 单芯片16位/ 32位微控制器256 kB的ISP / IAP闪存与10位ADC和CAN 闪存微控制器
文件：	总33页 (文件大小：153K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

LPC2194JBD64 [NXP]

相关型号：

LPC2210

LPC2210FBD144

LPC2210FBD144,551

LPC2210FBD144/01

LPC2210FBD144/01,5

LPC2210FBD144/01,551

LPC2210FBD144/01K

LPC2210_08

LPC2212

LPC2212FBD101

LPC2212FBD144

LPC2212FBD144/00