MC68HC908MR24CFU [NXP]
8-BIT, FLASH, 8.2MHz, MICROCONTROLLER, PQFP64, PLASTIC, QFP-64;![MC68HC908MR24CFU](http://pdffile.icpdf.com/pdf2/p00285/img/icpdf/MC68HC908MR2_1706576_icpdf.jpg)
型号: | MC68HC908MR24CFU |
厂家: | ![]() |
描述: | 8-BIT, FLASH, 8.2MHz, MICROCONTROLLER, PQFP64, PLASTIC, QFP-64 时钟 外围集成电路 |
文件: | 总418页 (文件大小:2662K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
Freescale Semiconductor, Inc.
HC908MR24GRS/D
REV. 1.0
68HC908MR24
Ge ne ra l Re le a se Sp e c ific a tion
Ap ril 1, 1998
TSG Bo d y Ele c tro nic s Syste m De sig n Gro up
Austin, Te xa s
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion
Motorola reserves the right to make changes without further notice to
any products herein to improve reliability, function or design. Motorola
does not assume any liability arising out of the application or use of any
product or circuit described herein; neither does it convey any license
under its patent rights nor the rights of others. Motorola products are not
designed, intended, or authorized for use as components in systems
intended for surgical implant into the body, or other applications intended
to support or sustain life, or for any other application in which the failure
of the Motorola product could create a situation where personal injury or
death may occur. Should Buyer purchase or use Motorola products for
any such unintended or unauthorized application, Buyer shall indemnify
and hold Motorola and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or
indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Motorola
was negligent regarding the design or manufacture of the part.
General Release Specification
MC68HC908MR24 — Rev. 1.0
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
List of Se c tions
Se c tion 1. Ge ne ra l De sc rip tion . . . . . . . . . . . . . . . . . . . 29
Se c tion 2. Me m ory Ma p . . . . . . . . . . . . . . . . . . . . . . . . . 39
Se c tion 3. Ra nd om -Ac c e ss Me m ory (RAM) . . . . . . . . . 53
Se c tion 4. FLASH Me m ory . . . . . . . . . . . . . . . . . . . . . . . . 55
Se c tion 5. Ma sk Op tion Re g iste r (MOR) . . . . . . . . . . . . 67
Se c tion 6. Ce ntra l Proc e ssor Unit (CPU) . . . . . . . . . . . . 71
Se c tion 7. Syste m Inte g ra tion Mod ule (SIM) . . . . . . . . . 89
Se c tion 8. Cloc k Ge ne ra tor Mod ule (CGM) . . . . . . . . 111
Se c tion 9. Pulse Wid th Mod ula tor for Motor
Control (PWMMC) . . . . . . . . . . . . . . . . . . . . . . . . 139
Se c tion 10. Monitor ROM (MON) . . . . . . . . . . . . . . . . . 195
Se c tion 11. Tim e r Inte rfa c e (TIMA) . . . . . . . . . . . . . . . . 205
Se c tion 12. Tim e r Inte rfa c e (TIMB) . . . . . . . . . . . . . . . . 235
Se c tion 13. Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI) . 261
Se c tion 14. Se ria l Com m unic a tions Inte rfa c e
Mod ule (SCI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
Se c tion 15. Inp ut/ Outp ut (I/ O) Ports . . . . . . . . . . . . . . 329
Se c tion 16. Com p ute r Op e ra ting
Prop e rly (COP) . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
MC68HC908MR24 — Rev. 1.0
General Release Specification
List of Sections
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Se c tions
Se c tion 17. Exte rna l Inte rrup t (IRQ) . . . . . . . . . . . . . . . 355
Se c tion 18. Low-Volta g e Inhib it (LVI). . . . . . . . . . . . . . 363
Se c tion 19. Ana log -to-Dig ita l Conve rte r (ADC) . . . . . 369
Se c tion 20. Powe r-On Re se t (POR). . . . . . . . . . . . . . . . 385
Se c tion 21. Ele c tric a l Sp e c ific a tions . . . . . . . . . . . . . . 387
Se c tion 22. Me c ha nic a l Sp e c ific a tions . . . . . . . . . . . . 399
Se c tion 23. Ord e ring Inform a tion . . . . . . . . . . . . . . . . . 401
Glossa ry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 403
General Release Specification
MC68HC908MR24 — Rev. 1.0
List of Sections
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Ta b le of Conte nts
Section 1. General Description
1.1
1.2
1.3
1.4
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
Pin Assignments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
1.5
1.5.1
1.5.2
1.5.3
1.5.4
1.5.5
1.5.6
1.5.7
1.5.8
1.5.9
1.5.10
1.5.11
1.5.12
Power Supply Pins (V and V ) . . . . . . . . . . . . . . . . . . .34
DD SS
Oscillator Pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . .34
External Reset Pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . .34
External Interrupt Pin (IRQ1). . . . . . . . . . . . . . . . . . . . . . . .35
CGM Power Supply Pins (V
and V
). . . . . . . . . . . . .35
DDA
SSA
External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . . .35
Analog Power Supply Pins (V and V ) . . . . . . . . .35
DDAD
SSAD
ADC Voltage Decoupling Capacitor Pin (V
) . . . . . . . .35
REFH
ADC Voltage Reference Low Pin (V
). . . . . . . . . . . . . .36
REFL
Port A Input/Output (I/O) Pins (PTA7–PTA0) . . . . . . . . . . .36
Port B I/O Pins (PTB7/ATD7–PTB0/ATD0). . . . . . . . . . . . .36
Port C I/O Pins
(PTC6–PTC2 and PTC1/ATD9–PTC0/ATD8) . . . . . . . .36
Port D Input-Only Pins (PTD6/IS3–PTD4/IS1
1.5.13
and PTD3/FAULT4–PTD0/FAULT1) . . . . . . . . . . . . . . .36
PWM Pins (PWM6–PWM1). . . . . . . . . . . . . . . . . . . . . . . . .37
PWM Ground Pin (PWMGND) . . . . . . . . . . . . . . . . . . . . . .37
Port E I/O Pins (PTE7/TCH3A–PTE3/TCLKA
1.5.14
1.5.15
1.5.16
and PTE2/TCH1B–PTE0/TCLKB) . . . . . . . . . . . . . . . . .37
Port F I/O Pins (PTF5/TxD–PTF4/RxD
1.5.17
and PTF3/MISO–PTF0/SPSCK) . . . . . . . . . . . . . . . . . .37
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
Section 2. Memory Map
2.1
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
Unimplemented Memory Locations . . . . . . . . . . . . . . . . . . . . .39
Reserved Memory Locations . . . . . . . . . . . . . . . . . . . . . . . . . .40
I/O Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52
2.2
2.3
2.4
2.5
2.6
Section 3. Random-Access Memory (RAM)
3.1
3.2
3.3
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53
Section 4. FLASH Memory
4.1
4.2
4.3
4.4
4.5
4.6
4.7
4.8
4.9
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55
FLASH Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57
FLASH Charge Pump Frequency Control . . . . . . . . . . . . . . . .58
FLASH Erase Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59
FLASH Program/Margin Read Operation. . . . . . . . . . . . . . . . .60
FLASH Block Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63
FLASH Block Protect Register . . . . . . . . . . . . . . . . . . . . . . . . .64
4.10 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65
Section 5. Mask Option Register (MOR)
5.1
5.2
5.3
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Table of Contents
Section 6. Central Processor Unit (CPU)
6.1
6.2
6.3
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
6.4
CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74
Stack Pointer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75
Program Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76
Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . .77
6.4.1
6.4.2
6.4.3
6.4.4
6.4.5
6.5
6.6
6.7
Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . .79
Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . .80
Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
Section 7. System Integration Module (SIM)
7.1
7.2
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .89
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
7.3
SIM Bus Clock Control and Generation . . . . . . . . . . . . . . . . . .93
Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93
Clock Startup from POR or LVI Reset. . . . . . . . . . . . . . . . .93
Clocks in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .94
7.3.1
7.3.2
7.3.3
7.4
7.4.1
7.4.2
7.4.2.1
7.4.2.2
7.4.2.3
7.4.2.4
7.4.2.5
Reset and System Initialization. . . . . . . . . . . . . . . . . . . . . . . . .94
External Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95
Active Resets from Internal Sources. . . . . . . . . . . . . . . . . .96
Power-On Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
Computer Operating Properly (COP) Reset. . . . . . . . . . .98
Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98
Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98
Low-Voltage Inhibit (LVI) Reset . . . . . . . . . . . . . . . . . . . .99
7.5
7.5.1
7.5.2
SIM Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .99
SIM Counter During Power-On Reset. . . . . . . . . . . . . . . . .99
SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . .99
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
7.6
7.6.1
7.6.1.1
7.6.1.2
7.6.2
Exception Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100
Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . .102
SWI Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .103
Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104
Status Flag Protection in Break Mode. . . . . . . . . . . . . . . .104
7.6.3
7.7
Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104
Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .105
SIM Break Status Register . . . . . . . . . . . . . . . . . . . . . . . .107
SIM Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . .109
SIM Break Flag Control Register. . . . . . . . . . . . . . . . . . . .110
7.7.1
7.7.2
7.7.3
7.7.4
Section 8. Clock Generator Module (CGM)
8.1
8.2
8.3
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .111
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112
8.4
8.4.1
8.4.2
8.4.2.1
8.4.2.2
8.4.2.3
8.4.2.4
8.4.2.5
8.4.3
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113
Crystal Oscillator Circuit . . . . . . . . . . . . . . . . . . . . . . . . . .113
Phase-Locked Loop Circuit (PLL) . . . . . . . . . . . . . . . . . . .115
PLL Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115
Acquisition and Tracking Modes . . . . . . . . . . . . . . . . . .117
Manual and Automatic PLL Bandwidth Modes . . . . . . .117
Programming the PLL . . . . . . . . . . . . . . . . . . . . . . . . . .119
Special Programming Exceptions . . . . . . . . . . . . . . . . .120
Base Clock Selector Circuit. . . . . . . . . . . . . . . . . . . . . . . .120
CGM External Connections. . . . . . . . . . . . . . . . . . . . . . . .121
8.4.4
8.5
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .123
Crystal Amplifier Input Pin (OSC1) . . . . . . . . . . . . . . . . . .123
Crystal Amplifier Output Pin (OSC2). . . . . . . . . . . . . . . . .123
External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . .123
8.5.1
8.5.2
8.5.3
8.5.4
8.5.5
8.5.6
8.5.7
8.5.8
PLL Analog Power Pin (V
) . . . . . . . . . . . . . . . . . . . . .123
DDA
Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . .123
Crystal Output Frequency Signal (CGMXCLK) . . . . . . . . .124
CGM Base Clock Output (CGMOUT) . . . . . . . . . . . . . . . .124
CGM CPU Interrupt (CGMINT) . . . . . . . . . . . . . . . . . . . . .124
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Table of Contents
8.6
CGM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125
PLL Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . .126
PLL Bandwidth Control Register . . . . . . . . . . . . . . . . . . . .128
PLL Programming Register (PPG) . . . . . . . . . . . . . . . . . .130
8.6.1
8.6.2
8.6.3
8.7
8.8
8.9
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .131
Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .132
CGM During Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .132
8.10 Acquisition/Lock Time Specifications . . . . . . . . . . . . . . . . . . .133
8.10.1
8.10.2
8.10.3
8.10.4
Acquisition/Lock Time Definitions . . . . . . . . . . . . . . . . . . .133
Parametric Influences on Reaction Time . . . . . . . . . . . . .134
Choosing a Filter Capacitor. . . . . . . . . . . . . . . . . . . . . . . .135
Reaction Time Calculation . . . . . . . . . . . . . . . . . . . . . . . .136
Section 9. Pulse Width Modulator
for Motor Control (PWMMC)
9.1
9.2
9.3
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .139
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .140
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .141
9.4
9.4.1
9.4.2
Time Base. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143
Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143
Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
9.5
9.5.1
9.5.2
PWM Generators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
Load Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
PWM Data Overflow and Underflow Conditions . . . . . . . .150
9.6
9.6.1
Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .150
Selecting Six Independent PWMs
or Three Complementary PWM Pairs . . . . . . . . . . . . .150
Dead-Time Insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . .152
Top/Bottom Correction with Motor Phase Current
9.6.2
9.6.3
Polarity Sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .156
Output Polarity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .161
Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .162
9.6.4
9.6.5
9.7
9.7.1
9.7.1.1
Fault Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .164
Fault Condition Input Pins . . . . . . . . . . . . . . . . . . . . . . . . .169
Fault Pin Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
9.7.1.2
9.7.1.3
9.7.2
Automatic Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170
Manual Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .171
Software Output Disable . . . . . . . . . . . . . . . . . . . . . . . . . .173
Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .173
9.7.3
9.8
9.9
Initialization and the PWMEN Bit . . . . . . . . . . . . . . . . . . . . . .174
PWM Operation in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . .175
9.10 PWM Operation in Break Mode . . . . . . . . . . . . . . . . . . . . . . .176
9.11 Control Logic Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .177
9.11.1
9.11.2
9.11.3
9.11.4
9.11.5
9.11.6
9.11.7
9.11.8
9.11.9
PWM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .177
PWM Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .178
PWM X Value Registers . . . . . . . . . . . . . . . . . . . . . . . . . .179
PWM Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . .180
PWM Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . .182
Dead-Time Write-Once Register. . . . . . . . . . . . . . . . . . . .184
PWM Disable Mapping Write-Once Register . . . . . . . . . .185
Fault Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .185
Fault Status Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . .188
9.11.10 Fault Acknowledge Register . . . . . . . . . . . . . . . . . . . . . . .190
9.11.11 PWM Output Control Register. . . . . . . . . . . . . . . . . . . . . .191
9.12 PWM Glossary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .192
Section 10. Monitor ROM (MON)
10.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195
10.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195
10.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196
10.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196
10.4.1
10.4.2
10.4.3
10.4.4
10.4.5
10.4.6
Entering Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .198
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199
Echoing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200
Break Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200
Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .201
Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Table of Contents
Section 11. Timer Interface (TIMA)
11.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .205
11.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206
11.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206
11.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210
11.4.1
11.4.2
11.4.3
11.4.3.1
11.4.3.2
11.4.4
11.4.4.1
11.4.4.2
11.4.4.3
TIMA Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .210
Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .212
Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .212
Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .213
Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .214
Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .215
Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .216
PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .217
11.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .218
11.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .219
11.7 TIMA During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . .219
11.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220
11.8.1
11.8.2
TIMA Clock Pin (PTE3/TCLKA). . . . . . . . . . . . . . . . . . . . .220
TIMA Channel I/O Pins (PTE4/TCH0A–PTE7/TCH3A). . .221
11.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .221
11.9.1
11.9.2
11.9.3
11.9.4
11.9.5
TIMA Status and Control Register. . . . . . . . . . . . . . . . . . .221
TIMA Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .224
TIMA Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .225
TIMA Channel Status and Control Registers . . . . . . . . . .226
TIMA Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .231
Section 12. Timer Interface (TIMB)
12.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .235
12.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236
12.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236
12.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239
12.4.1
12.4.2
TIMB Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .239
Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
12.4.3
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .241
Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .241
Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .242
Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .242
Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .243
Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .244
PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .245
12.4.3.1
12.4.3.2
12.4.4
12.4.4.1
12.4.4.2
12.4.4.3
12.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .246
12.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .247
12.7 TIMB During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . .247
12.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .248
12.8.1
12.8.2
TIMB Clock Pin (PTE0/TCLKB). . . . . . . . . . . . . . . . . . . . .248
TIMB Channel I/O Pins (PTE1/TCH0B–PTE2/TCH1B). . .248
12.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .249
12.9.1
12.9.2
12.9.3
12.9.4
12.9.5
TIMB Status and Control Register. . . . . . . . . . . . . . . . . . .249
TIMB Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .252
TIMB Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .253
TIMB Channel Status and Control Registers . . . . . . . . . .254
TIMB Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .258
Section 13. Serial Peripheral Interface Module (SPI)
13.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .261
13.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262
13.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262
13.4 Pin Name Conventions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .263
13.5 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .264
13.5.1
13.5.2
Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .265
Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .267
13.6 Transmission Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .268
13.6.1
13.6.2
13.6.3
13.6.4
Clock Phase and Polarity Controls . . . . . . . . . . . . . . . . . .268
Transmission Format When CPHA = 0. . . . . . . . . . . . . . .268
Transmission Format When CPHA = 1. . . . . . . . . . . . . . .270
Transmission Initiation Latency. . . . . . . . . . . . . . . . . . . . .271
13.7 Queuing Transmission Data . . . . . . . . . . . . . . . . . . . . . . . . . .273
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Table of Contents
13.8 Error Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274
13.8.1
13.8.2
Overflow Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274
Mode Fault Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .278
13.9 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .280
13.10 Resetting the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .282
13.11 Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
13.12 SPI During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . .283
13.13 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .284
13.13.1 MISO (Master In/Slave Out) . . . . . . . . . . . . . . . . . . . . . . .284
13.13.2 MOSI (Master Out/Slave In) . . . . . . . . . . . . . . . . . . . . . . .285
13.13.3 SPSCK (Serial Clock) . . . . . . . . . . . . . . . . . . . . . . . . . . . .285
13.13.4 SS (Slave Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .285
13.13.5 CGND (Clock Ground) . . . . . . . . . . . . . . . . . . . . . . . . . . .287
13.14 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .287
13.14.1 SPI Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .288
13.14.2 SPI Status and Control Register . . . . . . . . . . . . . . . . . . . .290
13.14.3 SPI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .294
Section 14. Serial Communications
Interface Module (SCI)
14.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .295
14.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296
14.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296
14.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
14.4.1
14.4.2
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
Character Transmission. . . . . . . . . . . . . . . . . . . . . . . . .300
Break Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302
Idle Characters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302
Inversion of Transmitted Output. . . . . . . . . . . . . . . . . . .303
Transmitter Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . .303
Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .304
Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305
Character Reception . . . . . . . . . . . . . . . . . . . . . . . . . . .305
14.4.2.1
14.4.2.2
14.4.2.3
14.4.2.4
14.4.2.5
14.4.2.6
14.4.3
14.4.3.1
14.4.3.2
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
14.4.3.3
Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305
Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308
Receiver Wakeup. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308
Receiver Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . .309
Error Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .309
14.4.3.4
14.4.3.5
14.4.3.6
14.4.3.7
14.5 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .310
14.6 SCI During Break Module Interrupts. . . . . . . . . . . . . . . . . . . .310
14.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311
14.7.1
14.7.2
PTF5/TxD (Transmit Data) . . . . . . . . . . . . . . . . . . . . . . . .311
PTF4/RxD (Receive Data). . . . . . . . . . . . . . . . . . . . . . . . .311
14.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311
14.8.1
14.8.2
14.8.3
14.8.4
14.8.5
14.8.6
14.8.7
SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . .312
SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .315
SCI Control Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . .318
SCI Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . .320
SCI Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . .324
SCI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .325
SCI Baud Rate Register . . . . . . . . . . . . . . . . . . . . . . . . . .325
Section 15. Input/Output (I/O) Ports
15.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .329
15.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .330
15.3 Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332
15.3.1
15.3.2
Port A Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332
Data Direction Register A . . . . . . . . . . . . . . . . . . . . . . . . .333
15.4 Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335
15.4.1
15.4.2
Port B Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335
Data Direction Register B . . . . . . . . . . . . . . . . . . . . . . . . .336
15.5 Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338
15.5.1
15.5.2
Port C Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338
Data Direction Register C . . . . . . . . . . . . . . . . . . . . . . . . .339
15.6 Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .341
15.7 Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342
15.7.1
15.7.2
Port E Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342
Data Direction Register E . . . . . . . . . . . . . . . . . . . . . . . . .343
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Table of Contents
15.8 Port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345
15.8.1
15.8.2
Port F Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345
Data Direction Register F . . . . . . . . . . . . . . . . . . . . . . . . .346
Section 16. Computer Operating Properly (COP)
16.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .349
16.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .349
16.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .350
16.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
16.4.1
16.4.2
16.4.3
16.4.4
16.4.5
16.4.6
CGMXCLK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
COPD (COP Disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
16.5 COP Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
16.6 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
16.7 Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353
16.8 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353
16.9 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . .353
Section 17. External Interrupt (IRQ)
17.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355
17.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355
17.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355
17.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .356
17.5 IRQ1 Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .359
17.6 IRQ Module During Break Mode. . . . . . . . . . . . . . . . . . . . . . .360
17.7 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . .361
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
Section 18. Low-Voltage Inhibit (LVI)
18.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363
18.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363
18.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363
18.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .364
18.4.1
18.4.2
18.4.3
18.4.4
Polled LVI Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365
Forced Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . .365
False Reset Protection . . . . . . . . . . . . . . . . . . . . . . . . . . .365
LVI Trip Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365
18.5 LVI Status and Control Register . . . . . . . . . . . . . . . . . . . . . . .366
18.6 LVI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367
18.7 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367
Section 19. Analog-to-Digital Converter (ADC)
19.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369
19.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369
19.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370
19.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370
19.4.1
19.4.2
19.4.3
19.4.4
19.4.5
19.4.6
ADC Port I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .371
Voltage Conversion. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372
Conversion Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372
Continuous Conversion. . . . . . . . . . . . . . . . . . . . . . . . . . .373
Result Justification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373
Monotonicity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.7.1
19.7.2
19.7.3
19.7.4
19.7.5
19.7.6
ADC Analog Power Pin (V
ADC Analog Ground Pin (V
ADC Voltage Reference Pin (V
ADC Voltage Reference Low Pin (V
) . . . . . . . . . . . . . . . . . . . .375
DDAD
) . . . . . . . . . . . . . . . . . . .376
SSAD
) . . . . . . . . . . . . . . . .376
REFH
). . . . . . . . . . . . .376
REFL
ADC Voltage In (ADV ) . . . . . . . . . . . . . . . . . . . . . . . . . .376
IN
ADC External Connections . . . . . . . . . . . . . . . . . . . . . . . .376
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Table of Contents
19.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .377
19.8.1
19.8.2
19.8.3
19.8.4
ADC Status and Control Register . . . . . . . . . . . . . . . . . . .378
ADC Data Register High . . . . . . . . . . . . . . . . . . . . . . . . . .381
ADC Data Register Low . . . . . . . . . . . . . . . . . . . . . . . . . .382
ADC Clock Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .383
Section 20. Power-On Reset (POR)
20.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385
20.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385
20.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385
Section 21. Electrical Specifications
21.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .387
21.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .387
21.3 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . .388
21.4 Functional Operating Range. . . . . . . . . . . . . . . . . . . . . . . . . .389
21.5 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . .389
21.6 DC Electrical Characteristics (V = 5.0 Vdc ± 10%). . . . . . .390
DD
21.7 FLASH Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . .391
21.8 Control Timing (V = 5.0 Vdc ± 10%). . . . . . . . . . . . . . . . . .392
DD
21.9 Serial Peripheral Interface Characteristics
(V = 5.0 Vdc ± 10%) . . . . . . . . . . . . . . . . . . . . . . . . . . .393
DD
21.10 TImer Interface Module Characteristics . . . . . . . . . . . . . . . . .396
21.11 Clock Generation Module Component Specifications . . . . . .396
21.12 CGM Operating Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . .396
21.13 CGM Acquisition/Lock Time Specifications . . . . . . . . . . . . . .397
21.14 Analog-to-Digital Converter (ADC) Characteristics. . . . . . . . .398
Section 22. Mechanical Specifications
22.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .399
22.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .399
22.3 Plastic Quad Flat Pack (QFP). . . . . . . . . . . . . . . . . . . . . . . . .400
MC68HC908MR24 — Rev. 1.0
General Release Specification
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ta b le of Conte nts
Section 23. Ordering Information
23.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401
23.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401
23.3 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401
Glossary
General Release Specification
MC68HC908MR24 — Rev. 1.0
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
List of Fig ure s
Figure
Title
Page
1-1
1-2
1-3
MCU Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
QFP Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Power Supply Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . .34
2-1
2-2
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41
Control, Status, and Data Registers. . . . . . . . . . . . . . . . . . .42
4-1
4-2
4-3
FLASH Control Register (FLCR) . . . . . . . . . . . . . . . . . . . . .57
Smart Programming Algorithm. . . . . . . . . . . . . . . . . . . . . . .62
FLASH Block Protect Register (FLBPR) . . . . . . . . . . . . . . .64
5-1
Mask Option Register (MOR). . . . . . . . . . . . . . . . . . . . . . . .68
6-1
6-2
6-3
6-4
6-5
6-6
CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
Accumulator (A) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
Index Register (H:X). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74
Stack Pointer (SP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75
Program Counter (PC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76
Condition Code Register (CCR). . . . . . . . . . . . . . . . . . . . . .77
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
SIM Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
SIM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . .92
CGM Clock Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93
External Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95
Internal Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96
Sources of Internal Reset. . . . . . . . . . . . . . . . . . . . . . . . . . .96
POR Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
Interrupt Entry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100
Interrupt Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .101
MC68HC908MR24 — Rev. 1.0
General Release Specification
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Fig ure s
Figure
Title
Page
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
Interrupt Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .102
Interrupt Recognition Example. . . . . . . . . . . . . . . . . . . . . .103
Wait Mode Entry Timing. . . . . . . . . . . . . . . . . . . . . . . . . . .105
Wait Recovery from Interrupt or Break. . . . . . . . . . . . . . . .106
Wait Recovery from Internal Reset . . . . . . . . . . . . . . . . . .106
SIM Break Status Register (SBSR) . . . . . . . . . . . . . . . . . .107
SIM Reset Status Register (SRSR) . . . . . . . . . . . . . . . . . .109
SIM Break Flag Control Register (SBFCR) . . . . . . . . . . . .110
8-1
8-2
8-3
8-4
8-5
8-6
8-7
CGM Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .114
CGM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . .115
CGM External Connections . . . . . . . . . . . . . . . . . . . . . . . .122
CGM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . .125
PLL Control Register (PCTL) . . . . . . . . . . . . . . . . . . . . . . .126
PLL Bandwidth Control Register (PBWC) . . . . . . . . . . . . .128
PLL Programming Register (PPG). . . . . . . . . . . . . . . . . . .130
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
PWM Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . .141
Center-Aligned PWM (Positive Polarity). . . . . . . . . . . . . . .143
Edge-Aligned PWM (Positive Polarity). . . . . . . . . . . . . . . .144
Reload Frequency Change . . . . . . . . . . . . . . . . . . . . . . . .146
PWM Interrupt Requests . . . . . . . . . . . . . . . . . . . . . . . . . .147
Center-Aligned PWM Value Loading . . . . . . . . . . . . . . . . .148
Center-Aligned Loading of Modulus. . . . . . . . . . . . . . . . . .148
Edge-Aligned PWM Value Loading . . . . . . . . . . . . . . . . . .149
Edge-Aligned Modulus Loading . . . . . . . . . . . . . . . . . . . . .149
Complementary Pairing . . . . . . . . . . . . . . . . . . . . . . . . . . .151
Typical AC Motor Drive . . . . . . . . . . . . . . . . . . . . . . . . . . .151
Dead-Time Generators. . . . . . . . . . . . . . . . . . . . . . . . . . . .153
Effects of Dead-Time Insertion. . . . . . . . . . . . . . . . . . . . . .155
Dead-Time at Duty Cycle Boundaries . . . . . . . . . . . . . . . .155
Dead-Time and Small Pulse Widths. . . . . . . . . . . . . . . . . .156
Ideal Complementary Operation (Dead-Time = 0) . . . . . . .157
Current Convention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .158
Top/Bottom Correction for PWMs 1 and 2 . . . . . . . . . . . . .160
PWM Polarity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .161
9-9
9-10
9-11
9-12
9-13
9-14
9-15
9-16
9-17
9-18
9-19
General Release Specification
MC68HC908MR24 — Rev. 1.0
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Figures
Figure
Title
Page
9-20
9-21
9-22
9-23
9-24
PWM Output Control Register (PWMOUT) . . . . . . . . . . . .162
Dead-Time Insertion During OUTCTL = 1 . . . . . . . . . . . . .165
Dead-Time Insertion During OUTCTL = 1 . . . . . . . . . . . . .165
PWM Disabling Scheme . . . . . . . . . . . . . . . . . . . . . . . . . .166
PWM Disable Mapping
Write-Once Register (DISMAP). . . . . . . . . . . . . . . . . . .168
PWM Disabling Decode Scheme . . . . . . . . . . . . . . . . . . . .169
PWM Disabling in Automatic Mode . . . . . . . . . . . . . . . . . .170
PWM Disabling in Manual Mode (Example 1) . . . . . . . . . .172
PWM Disabling in Manual Mode (Example 2) . . . . . . . . . .172
PWM Software Disable . . . . . . . . . . . . . . . . . . . . . . . . . . .173
PWMEN and PWM Pins. . . . . . . . . . . . . . . . . . . . . . . . . . .174
PWM Counter Register High (PCNTH) . . . . . . . . . . . . . . .177
PWM Counter Register Low (PCNTH). . . . . . . . . . . . . . . .177
PWM Counter Modulo Register High (PDMODH) . . . . . . .178
PWM Counter Modulo Register Low (PDMODL) . . . . . . . .178
PWMx Value Registers High (PVALxH). . . . . . . . . . . . . . .179
PWMx Value Registers Low (PVALxL) . . . . . . . . . . . . . . .179
PWM Control Register 1 (PCTL1) . . . . . . . . . . . . . . . . . . .180
PWM Control Register 2 (PCTL2) . . . . . . . . . . . . . . . . . . .182
Dead-Time Write-Once Register (DEADTM) . . . . . . . . . . .184
PWM Disable Mapping Write-Once Register (DISMAP) . .185
Fault Control Register (FCR) . . . . . . . . . . . . . . . . . . . . . . .185
Fault Status Register (FSR) . . . . . . . . . . . . . . . . . . . . . . . .188
Fault Acknowledge Register (FTACK) . . . . . . . . . . . . . . . .190
PWM Output Control Register (PWMOUT) . . . . . . . . . . . .191
PWM Clock Cycle and PWM Cycle Definitions . . . . . . . . .193
PWM Load Cycle/Frequency Definition . . . . . . . . . . . . . . .193
9-25
9-26
9-27
9-28
9-29
9-30
9-31
9-32
9-33
9-34
9-35
9-36
9-37
9-38
9-39
9-40
9-41
9-42
9-43
9-44
9-45
9-46
10-1
10-2
10-3
10-4
10-5
Monitor Mode Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .197
Monitor Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199
Sample Monitor Waveforms. . . . . . . . . . . . . . . . . . . . . . . .199
Read Transaction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200
Break Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200
MC68HC908MR24 — Rev. 1.0
General Release Specification
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Fig ure s
Figure
Title
Page
11-1
11-2
11-3
11-4
11-5
TIMA Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207
PWM Period and Pulse Width . . . . . . . . . . . . . . . . . . . . . .214
TIMA Status and Control Register (TASC). . . . . . . . . . . . .222
TIMA Counter Registers (TACNTH and TACNTL). . . . . . .224
TIMA Counter Modulo Registers
(TAMODH and TAMODL) . . . . . . . . . . . . . . . . . . . . . . .225
TIMA Channel Status
11-6
and Control Registers (TASC0–TASC3). . . . . . . . . . . .226
CHxMAX Latency. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .231
TIMA Channel Registers (TACH0H/L–TACH3H/L) . . . . . .232
11-7
11-8
12-1
12-2
12-3
12-4
12-5
12-6
TIMB Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .237
PWM Period and Pulse Width . . . . . . . . . . . . . . . . . . . . . .243
TIMB Status and Control Register (TBSC). . . . . . . . . . . . .250
TIMB Counter Registers (TBCNTH and TBCNTL). . . . . . .252
TIMB Counter Modulo Registers (TMODH and TMODL). .253
TIMB Channel Status
and Control Registers (TBSC0–TBSC1). . . . . . . . . . . .254
CHxMAX Latency. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .258
TIMB Channel Registers (TBCH0H/L–TBCH1H/L) . . . . . .259
12-7
12-8
13-1
13-2
13-3
13-4
13-5
13-6
13-7
13-8
SPI Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .264
SPI I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . .265
Full-Duplex Master-Slave Connections . . . . . . . . . . . . . . .266
Transmission Format (CPHA = 0) . . . . . . . . . . . . . . . . . . .269
CPHA/SS Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .269
Transmission Format (CPHA = 1) . . . . . . . . . . . . . . . . . . .270
Transmission Start Delay (Master). . . . . . . . . . . . . . . . . . .272
SPRF/SPTE CPU Interrupt Timing. . . . . . . . . . . . . . . . . . .273
Overflow Condition with DMA Service of SPRF. . . . . . . . .276
Missed Read of Overflow Condition. . . . . . . . . . . . . . . . . .276
Clearing SPRF When OVRF Interrupt Is Not Enabled. . . .277
SPI Interrupt Request Generation . . . . . . . . . . . . . . . . . . .281
CPHA/SS Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .286
SPI Control Register (SPCR) . . . . . . . . . . . . . . . . . . . . . . .288
SPI Status and Control Register (SPSCR). . . . . . . . . . . . .291
13-9
13-10
13-11
13-12
13-13
13-14
13-15
General Release Specification
MC68HC908MR24 — Rev. 1.0
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Figures
Figure
Title
Page
13-16
SPI Data Register (SPDR) . . . . . . . . . . . . . . . . . . . . . . . . .294
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
14-9
14-10
14-11
14-12
14-13
14-14
SCI Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .297
SCI I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . .298
SCI Data Formats. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
SCI Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .301
SCI Receiver Block Diagram . . . . . . . . . . . . . . . . . . . . . . .304
Receiver Data Sampling. . . . . . . . . . . . . . . . . . . . . . . . . . .306
SCI Control Register 1 (SCC1) . . . . . . . . . . . . . . . . . . . . .312
SCI Control Register 2 (SCC2) . . . . . . . . . . . . . . . . . . . . .315
SCI Control Register 3 (SCC3) . . . . . . . . . . . . . . . . . . . . .318
SCI Control Register 3 (SCC3) . . . . . . . . . . . . . . . . . . . . .320
Flag Clearing Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . .323
SCI Status REgister 2 (SCS2) . . . . . . . . . . . . . . . . . . . . . .324
SCI Data Register (SCDR). . . . . . . . . . . . . . . . . . . . . . . . .325
SCI Baud Rate Register (SCBR) . . . . . . . . . . . . . . . . . . . .325
15-1
15-2
15-3
15-4
15-5
15-6
15-7
15-8
I/O Port Register Summary . . . . . . . . . . . . . . . . . . . . . . . .330
Port A Data Register (PTA) . . . . . . . . . . . . . . . . . . . . . . . .332
Data Direction Register A (DDRA) . . . . . . . . . . . . . . . . . . .333
Port A I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Port B Data Register (PTB) . . . . . . . . . . . . . . . . . . . . . . . .335
Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . .336
Port B I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .336
Port C Data Register (PTC) . . . . . . . . . . . . . . . . . . . . . . . .338
Data Direction Register C (DDRC). . . . . . . . . . . . . . . . . . .339
Port C I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .339
Port D Input Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .341
Port D Data Register (PTD) . . . . . . . . . . . . . . . . . . . . . . . .341
Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . .342
Data Direction Register 3 (DDRE) . . . . . . . . . . . . . . . . . . .343
Port E I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .343
Port F Data Register (PTF) . . . . . . . . . . . . . . . . . . . . . . . .345
Data Direction Register F (DDRF) . . . . . . . . . . . . . . . . . . .346
Port F I/O Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .346
15-9
15-10
15-12
15-11
15-13
15-14
15-15
15-16
15-17
15-18
MC68HC908MR24 — Rev. 1.0
General Release Specification
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Fig ure s
Figure
Title
Page
16-1
16-2
16-3
COP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .350
COP I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . .350
COP Control Register (COPCTL). . . . . . . . . . . . . . . . . . . .352
17-1
17-2
17-3
17-4
IRQ Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .356
IRQ I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . .356
IRQ Interrupt Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . .358
IRQ Status and Control Register (ISCR) . . . . . . . . . . . . . .361
18-1
18-2
18-3
LVI Module Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . .364
LVI I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . .364
LVI Satus and Control Register (LVISCR) . . . . . . . . . . . . .366
19-1
19-2
19-3
19-4
ADC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .371
8-Bit Truncation Mode Error. . . . . . . . . . . . . . . . . . . . . . . .374
ADC Status and Control Register (ADSCR). . . . . . . . . . . .378
ADC Data Register High (ADRH)
Left Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .381
ADC Data Register High (ADRH)
Right Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .381
ADC Data Register Low (ADRL)
Left Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .382
ADC Data Register Low (ADRL)
19-5
19-6
19-7
Right Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .382
ADC Data Register Low (ADRL) 8-Bit Mode . . . . . . . . . . .383
ADC Clock Register (ADCLK) . . . . . . . . . . . . . . . . . . . . . .383
19-8
19-9
20-1
POR Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .386
21-1
21-2
SPI Master Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .394
SPI Slave Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
22-1
MC68HC908MR24FU . . . . . . . . . . . . . . . . . . . . . . . . . . . .400
General Release Specification
MC68HC908MR24 — Rev. 1.0
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
List of Ta b le s
Table
Title
Page
2-1
Vector Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51
4-1
4-2
Charge Pump Clock Frequency . . . . . . . . . . . . . . . . . . . . . . .59
Erase Block Sizes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60
6-1
6-2
Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . .80
Opcode Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .88
7-1
7-2
Signal Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . .92
PIN Bit Set Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95
8-1
VCO Frequency Multiplier (N) Selection. . . . . . . . . . . . . . . .130
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .142
PWM Prescaler. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
PWM Reload Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . .146
PWM Data Overflow and Underflow Conditions. . . . . . . . . .150
Current Sense Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .158
Correction Methods . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .159
OUTx Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .163
Correction Methods . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .181
PWM Reload Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . .183
PWM Prescaler. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .184
OUTx Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .192
10-1
10-2
10-3
Mode Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .198
Mode Differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199
READ (Read Memory) Command . . . . . . . . . . . . . . . . . . . .201
MC68HC908MR24 — Rev. 1.0
General Release Specification
List of Tables
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Ta b le s
Table
Title
Page
10-4
10-5
10-6
10-7
10-8
10-9
WRITE (Write Memory) Command. . . . . . . . . . . . . . . . . . . .202
IREAD (Indexed Read) Command . . . . . . . . . . . . . . . . . . . .202
IWRITE (Indexed Write) Command . . . . . . . . . . . . . . . . . . .203
READSP (Read Stack Pointer) Command. . . . . . . . . . . . . .203
RUN (Run User Program) Command. . . . . . . . . . . . . . . . . .204
Monitor Baud Rate Selection . . . . . . . . . . . . . . . . . . . . . . . .204
11-1
11-2
11-3
TIM I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . . .208
Prescaler Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .223
Mode, Edge, and Level Selection. . . . . . . . . . . . . . . . . . . . .230
12-1
12-2
12-3
TIMB I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . .238
Prescaler Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .251
Mode, Edge, and Level Selection. . . . . . . . . . . . . . . . . . . . .257
13-1
13-2
13-3
13-4
Pin Name Conventions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .263
SPI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .280
SPI Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .287
SPI Master Baud Rate Selection . . . . . . . . . . . . . . . . . . . . .293
14-1
14-2
14-3
14-4
14-5
14-6
14-7
Start Bit Verification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .306
Data Bit Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .307
Stop Bit Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .307
Character Format Selection . . . . . . . . . . . . . . . . . . . . . . . . .314
SCI Baud Rate Prescaling . . . . . . . . . . . . . . . . . . . . . . . . . .326
SCI Baud Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . .326
SCI Baud Rate Selection Examples. . . . . . . . . . . . . . . . . . .327
15-1
15-2
15-3
15-4
15-5
15-6
Port A Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .334
Port B Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .337
Port C Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .340
Port D Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342
Port E Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .344
Port F Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .347
General Release Specification
MC68HC908MR24 — Rev. 1.0
List of Tables
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Tables
Table
Title
Page
18-1
LVIOUT Bit Indication. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .366
19-1
19-2
Mux Channel Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .380
ADC Clock Divide Ratio . . . . . . . . . . . . . . . . . . . . . . . . . . . .384
23-1
MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401
MC68HC908MR24 — Rev. 1.0
General Release Specification
List of Tables
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
List of Ta b le s
General Release Specification
MC68HC908MR24 — Rev. 1.0
List of Tables
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 1. Ge ne ra l De sc rip tion
1.1 Conte nts
1.2
1.3
1.4
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
Pin Assignments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
1.5
1.5.1
1.5.2
1.5.3
1.5.4
1.5.5
1.5.6
1.5.7
1.5.8
1.5.9
1.5.10
1.5.11
1.5.12
Power Supply Pins (V and V ) . . . . . . . . . . . . . . . . . . .34
DD SS
Oscillator Pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . .34
External Reset Pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . .34
External Interrupt Pin (IRQ1/V ) . . . . . . . . . . . . . . . . . . . .35
PP
CGM Power Supply Pins (V
and V
). . . . . . . . . . . . .35
DDA
SSA
External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . . .35
Analog Power Supply Pins (V and V ) . . . . . . . . .35
DDAD
SSAD
ADC Voltage Decoupling Capacitor Pin (V
) . . . . . . . .35
REFH
ADC Voltage Reference Low Pin (V
). . . . . . . . . . . . . .36
REFL
Port A Input/Output (I/O) Pins (PTA7–PTA0) . . . . . . . . . . .36
Port B I/O Pins (PTB7/ATD7–PTB0/ATD0). . . . . . . . . . . . .36
Port C I/O Pins (PTC6–PTC2
and PTC1/ATD9–PTC0/ATD8) . . . . . . . . . . . . . . . . . . .36
Port D Input-Only Pins (PTD6/IS3–PTD4/IS1
1.5.13
and PTD3/FAULT4–PTD0/FAULT1) . . . . . . . . . . . . . . .36
PWM Pins (PWM6–PWM1). . . . . . . . . . . . . . . . . . . . . . . . .37
PWM Ground Pin (PWMGND) . . . . . . . . . . . . . . . . . . . . . .37
Port E I/O Pins (PTE7/TCH3A–PTE3/TCLKA
1.5.14
1.5.15
1.5.16
and PTE2/TCH1B–PTE0/TCLKB) . . . . . . . . . . . . . . . . .37
Port F I/O Pins (PTF5/TxD–PTF4/RxD
1.5.17
and PTF3/MISO–PTF0/SPSCK) . . . . . . . . . . . . . . . . . .37
MC68HC908MR24 — Rev. 1.0
General Release Specification
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l De sc rip tion
1.2 Introd uc tion
The MC68HC908MR24 is a member of the low-cost, high-performance
M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08
Family is based on the customer-specified integrated circuit (CSIC)
design strategy. All MCUs in the family use the enhanced M68HC08
central processor unit (CPU08) and are available with a variety of
modules, memory sizes and types, and package types.
1.3 Fe a ture s
Features of the MC68HC908MR24:
• High-performance M68HC08 architecture
• Fully upward-compatible object code with M6805, M146805, and
M68HC05 Families
• 8-MHz internal bus frequency
• 24 Kbytes of on-chip electrically erasable programmable read-
only memory (FLASH)
• On-chip programming firmware for use with host personal
computer
1
• FLASH data security
• 768 bytes of on-chip RAM
• 12-bit, 6-channel center-aligned or edge-aligned pulse width
modulator (PWMMC)
• Serial peripheral interface module (SPI)
• Serial communications interface module (SCI)
• 16-bit, 4-channel timer interface module (TIMA)
• 16-bit, 2-channel timer interface module (TIMB)
• Clock generator module (CGM)
• Digitally filtered low-voltage inhibit (LVI)
1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or
copying the EPROM/OTPROM difficult for unauthorized users.
General Release Specification
MC68HC908MR24 — Rev. 1.0
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
General Description
MCU Block Diagram
• 10-bit, 10-channel analog-to-digital converter (ADC)
• System protection features
– Optional computer operating properly (COP) reset
– Low-voltage detection with optional reset
– Illegal opcode detection with optional reset
– Illegal address detection with optional reset
– Fault detection with optional PWM disabling
• 64-pin plastic quad flat pack (QFP)
• Low-power design (fully static with wait mode)
• Master reset pin and power-on reset
Features of the CPU08 include:
• Enhanced HC05 programming model
• Extensive loop control functions
• 16 addressing modes (eight more than the HC05)
• 16-bit index register and stack pointer
• Memory-to-memory data transfers
• Fast 8 × 8 multiply instruction
• Fast 16/8 divide instruction
• Binary-coded decimal (BCD) instructions
• Optimization for controller applications
• C language support
1.4 MCU Bloc k Dia g ra m
Figure 1-1 shows the structure of the MC68HC908MR24.
MC68HC908MR24 — Rev. 1.0
General Release Specification
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l De sc rip tion
S
S
I
P
P
P
P
P
P
P
P
P
P
P
T
T
T
T
T
T
T
T
T
T
T
P
P
P
P
P
P
P
P
P
P T A
D D R A
P T B
D D R B
P T C
D D R C
P T D
P T E
D D R E
D D R F
P T F
General Release Specification
MC68HC908MR24 — Rev. 1.0
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
General Description
Pin Assignments
1.5 Pin Assig nm e nts
Figure 1-2 shows the 64-pin QFP pin assignments.
S
D
P
P
P
P
P
P
P
P
P
P
V
O
O
C
V
R
6
9
6
6
6
6
9
8
7
6
5
4
3
2
1
0
PTB2/ATD2
PTB3/ATD3
PTB4/ATD4
PTB5/ATD5
PTB6/ATD6
PTB7/ATD7
PTC0/ATD8
PTC1/ATD9
IRQ1
1
48
PTF5/TxD
PTF4/RxD
PTF3/MISO
PTF2/MOSI
PTF1/SS
PTF0/SPSCK
2
47
46
45
44
43
42
41
40
39
38
37
36
35
34
3
4
5
6
7
V
SS
8
V
V
9
DDAD
DD
V
PTE7/TCH3A
PTE6/TCH2A
PTE5/TCH1A
PTE4/TCH0A
PTE3/TCLKA
PTE2/TCH1B
PTE1/TCH0B
10
11
12
13
14
15
SSAD
V
REFL
V
REFH
PTC2
PTC3
PTC4
PTC5
16
33
Figure 1-2. QFP Pin Assignments
MC68HC908MR24 — Rev. 1.0
General Release Specification
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l De sc rip tion
1.5.1 Powe r Sup p ly Pins (V a nd V )
DD
SS
V
and V are the power supply and ground pins. The MCU operates
SS
DD
from a single power supply.
Fast signal transitions on MCU pins place high, short-duration current
demands on the power supply. To prevent noise problems, take special
care to provide power supply bypassing at the MCU as Figure 1-3
shows. Place the C1 bypass capacitor as close to the MCU as possible.
Use a high-frequency-response ceramic capacitor for C1. C2 is an
optional bulk current bypass capacitor for use in applications that require
the port pins to source high current levels.
MCU
V
V
SS
DD
C1
0.1 µF
+
C2
V
DD
NOTE: Component values shown represent typical applications.
Figure 1-3. Power Supply Bypassing
1.5.2 Osc illa tor Pins (OSC1 a nd OSC2)
The OSC1 and OSC2 pins are the connections for the on-chip oscillator
circuit. (See Section 8. Clock Generator Module (CGM).)
1.5.3 Exte rna l Re se t Pin (RST)
A logic 0 on the RST pin forces the MCU to a known startup state. RST
is bidirectional, allowing a reset of the entire system. It is driven low when
General Release Specification
MC68HC908MR24 — Rev. 1.0
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
General Description
Pin Assignments
any internal reset source is asserted. (See Section 7. System
Integration Module (SIM).)
1.5.4 Exte rna l Inte rrup t Pin (IRQ1)
IRQ1 is an asynchronous external interrupt pin. (See Section 17.
External Interrupt (IRQ).) IRQ1 is also the FLASH programming power
pin. (See Section 2. Memory Map.)
1.5.5 CGM Powe r Sup p ly Pins (V
a nd V
)
DDA
SSA
V
and V
are the power supply pins for the analog portion of the
DDA
SSA
clock generator module (CGM). Decoupling of these pins should be as
per the digital supply. (See Section 8. Clock Generator Module
(CGM).)
1.5.6 Exte rna l Filte r Ca p a c itor Pin (CGMXFC)
CGMXFC is an external filter capacitor connection for the CGM. (See
Section 8. Clock Generator Module (CGM).)
1.5.7 Ana log Powe r Sup p ly Pins (V
a nd V
)
DDAD
SSAD
V
and V
are the power supply pins for the analog-to-digital
DDAD
SSAD
converter.Decoupling of these pins should be as per the digital supply.
(See Section 19. Analog-to-Digital Converter (ADC).)
1.5.8 ADC Volta g e De c oup ling Ca p a c itor Pin (V
)
REFH
V
is the power supply for setting the reference voltage V
REFH.
REFH
Connect the V
pin to the same voltage potential as V
. (See
DDAD
REFH
Section 19. Analog-to-Digital Converter (ADC).)
MC68HC908MR24 — Rev. 1.0
General Release Specification
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l De sc rip tion
1.5.9 ADC Volta g e Re fe re nc e Low Pin (V
)
REFL
V
is the lower reference supply for the ADC. Connect the V
pin
REFL
REFL
to the same voltage potential as V
. (See Section 19. Analog-to-
SSAD
Digital Converter (ADC).)
1.5.10 Port A Inp ut/ Outp ut (I/ O) Pins (PTA7–PTA0)
PTA7–PTA0 are general-purpose bidirectional I/O port pins. (See
Section 15. Input/Output (I/O) Ports.)
1.5.11 Port B I/ O Pins (PTB7/ ATD7–PTB0/ ATD0)
Port B is an 8-bit special function port that shares all eight pins with the
analog-to-digital converter (ADC). (See Section 19. Analog-to-Digital
Converter (ADC) and (See Section 15. Input/Output (I/O) Ports.).)
1.5.12 Port C I/ O Pins (PTC6–PTC2 a nd PTC1/ ATD9–PTC0/ ATD8)
PTC6–PTC2 are general-purpose bidirectional I/O port pins. (See
Section 15. Input/Output (I/O) Ports.) PTC1/ATD9–PTC0/ATD8 are
special function port pins that are shared with the analog-to-digital
converter (ADC). (See Section 19. Analog-to-Digital Converter (ADC)
and Section 15. Input/Output (I/O) Ports.)
1.5.13 Port D Inp ut-Only Pins (PTD6/ IS3–PTD4/ IS1 a nd PTD3/ FAULT4–PTD0/ FAULT1)
PTD6/IS3–PTD4/IS1 are special function input-only port pins that also
serve as current sensing pins for the pulse width modulator module
(PWMMC). PTD3/FAULT4–PTD0/FAULT1 are special function port pins
that also serve as fault pins for the pulse width modulator module
(PWMMC). (See Section 9. Pulse Width Modulator for Motor Control
(PWMMC) and Section 15. Input/Output (I/O) Ports.)
General Release Specification
MC68HC908MR24 — Rev. 1.0
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
General Description
Pin Assignments
1.5.14 PWM Pins (PWM6–PWM1)
PWM6–PWM1 are dedicated pins used for the outputs of the pulse width
modulator module (PWMMC). These are high-current sink pins. (See
Section 9. Pulse Width Modulator for Motor Control (PWMMC) and
Section 21. Electrical Specifications.)
1.5.15 PWM Ground Pin (PWMGND)
PWMGND is the ground pin for the pulse width modulator module
(PWMMC). This dedicated ground pin is used as the ground for the six
high current PWM pins. (See Section 9. Pulse Width Modulator for
Motor Control (PWMMC).)
1.5.16 Port E I/ O Pins (PTE7/ TCH3A–PTE3/ TCLKA a nd PTE2/ TCH1B–PTE0/ TCLKB)
Port E is an 8-bit special function port that shares its pins with the two
timer interface modules (TIMA and TIMB). (See Section 11. Timer
Interface (TIMA), Section 12. Timer Interface (TIMB), and Section 15.
Input/Output (I/O) Ports.)
1.5.17 Port F I/ O Pins (PTF5/ TxD–PTF4/ RxD a nd PTF3/ MISO–PTF0/ SPSCK)
Port F is a 6-bit special function port that shares two of its pins with the
serial communications interface module (SCI) and four of its pins with
the serial peripheral interface module (SPI). (See Section 13. Serial
Peripheral Interface Module (SPI), Section 14. Serial
Communications Interface Module (SCI), and Section 15.
Input/Output (I/O) Ports.)
MC68HC908MR24 — Rev. 1.0
General Release Specification
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l De sc rip tion
General Release Specification
MC68HC908MR24 — Rev. 1.0
General Description
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 2. Me m ory Ma p
2.1 Conte nts
2.2
2.3
2.4
2.5
2.6
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
Unimplemented Memory Locations . . . . . . . . . . . . . . . . . . . . .39
Reserved Memory Locations . . . . . . . . . . . . . . . . . . . . . . . . . .40
I/O Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52
2.2 Introd uc tion
The CPU08 can address 64 Kbytes of memory space. The memory
map, shown in Figure 2-1, includes:
• 24 Kbytes of FLASH
• 768 bytes of RAM
• 46 bytes of user-defined vectors
• 240 bytes of monitor ROM
2.3 Unim p le m e nte d Me m ory Loc a tions
Some addresses are unimplemented. Accessing an unimplemented
address can cause an illegal address reset if illegal address resets are
enabled. In the memory map and in the input/output (I/O) register
summary, unimplemented addresses are shaded.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Some I/O bits are read-only: the write function is unimplemented. Writing
to a read-only I/O bit has no effect on MCU operation. In register figures,
the write function of read-only bits is shaded. Similarly, some I/O bits are
write-only: the read function is unimplemented. Reading of write-only I/O
bits has no effect on MCU operation. In register figures the read function
of write-only bits is shaded.
2.4 Re se rve d Me m ory Loc a tions
Some addresses are reserved. Writing to a reserved address can have
unpredictable effects on MCU operation. In the memory map and in the
I/O register summary, reserved addresses are marked with the word
reserved.
Some I/O bits are reserved. Writing to a reserved bit can have
unpredictable effects on MCU operation. In register figures, reserved
bits are marked with the letter R.
2.5 I/ O Se c tion
Addresses $0000–$005F, shown in Figure 2-2, contain most of the
control, status, and data registers. Additional I/O registers have these
addresses:
• $FE00 (SIM break status register, SBSR)
• $FE01 (SIM reset status register, SRSR)
• $FE03 (SIM break flag control register, SBFCR)
• $FE08 (FLASH control register, FLCR)
• $FE0F (LVI status and control register, LVISCR)
• $FF80 (FLASH block protect register, FLBPR)
• $FFFF (COP control register, COPCTL)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Memory Map
I/O Section
$0000
↓
I/O REGISTERS — 96 BYTES
RAM — 768 BYTES
$005F
$0060
↓
$035F
$0360
↓
UNIMPLEMENTED — 40,096 BYTES
FLASH — 24,064 BYTES
$9FFF
$A000
↓
$FDFF
$FE00
$FE01
$FE02
$FE03
$FE04
$FE05
$FE06
$FE07
$FE08
$FE09
$FE0A
$FE0B
$FE0C
$FE0D
$FE0E
$FE0F
$FE10
↓
SIM BREAK STATUS REGISTER (SBSR)
SIM RESET STATUS REGISTER (SRSR)
RESERVED
SIM BREAK FLAG CONTROL REGISTER (SBFCR)
RESERVED
RESERVED
RESERVED
RESERVED
FLASH CONTROL REGISTER (FLCR)
UNIMPLEMENTED
UNIMPLEMENTED
UNIMPLEMENTED
UNIMPLEMENTED
UNIMPLEMENTED
UNIMPLEMENTED
LVI STATUS AND CONTROL REGISTER (LVISCR)
MONITOR ROM — 240 BYTES
UNIMPLEMENTED — 192 BYTES
$FEFF
$FF00
↓
$FFD1
$FFD2
↓
VECTORS — 46 BYTES
$FFFF
Figure 2-1. Memory Map
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
PTA7
PTA6
PTA5
PTA4
PTA3
PTA2
PTA1
PTA0
Port A Data Register
(PTA)
$0000
$0001
$0002
$0003
$0004
$0005
$0006
$0007
$0008
$0009
Unaffected by reset
PTB4 PTB3
Unaffected by reset
PTC4 PTC3
Unaffected by reset
PTB7
PTB6
PTC6
PTB5
PTC5
PTB2
PTC2
PTB1
PTC1
PTB0
PTC0
Port B Data Register
(PTB)
0
Port C Data Register
(PTC)
R
0
PTD6
R
PTD5
R
PTD4
R
PTD3
R
PTD2
R
PTD1
R
PTD0
R
Port D Data Register
(PTD)
R
Unaffected by reset
DDRA7 DDRA6 DDRA5 DDRA4
DDRA3
0
DDRA2 DDRA1 DDRA0
Data Direction Register A
(DDRA)
0
0
0
0
0
0
0
DDRB7 DDRB6 DDRB5 DDRB4
DDRB3
0
DDRB2 DDRB1 DDRB0
Data Direction Register B
(DDRB)
0
0
0
0
0
0
0
0
DDRC6 DDRC5 DDRC4
DDRC3
DDRC2 DDRC1 DDRC0
Data Direction Register C
(DDRC)
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Data Direction Register D
(DDRD)
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
PTE7
PTE6
PTE5
PTE4
PTE3
PTE2
PTE1
PTE0
Port E Data Register
(PTE)
Unaffected by reset
PTF4 PTF3
0
0
PTF5
PTF2
PTF1
PTF0
Port F Data Register
(PTF)
R
R
Unaffected by reset
Unimplemented
Unimplemented
$000A
$000B
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 9)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Memory Map
I/O Section
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Read:
Write:
Reset:
DDRE7 DDRE6 DDRE5 DDRE4
DDRE3
0
DDRE2 DDRE1 DDRE0
Data Direction Register E
(DDRE)
$000C
0
0
0
0
0
0
0
0
0
DDRF5 DDRF4
DDRF3
DDRF2 DDRF1 DDRF0
Data Direction Register F
(DDRF)
$000D
$000E
$000F
$0010
$0011
$0012
$0013
$0014
$0015
$0016
$0017
R
R
0
0
0
0
0
0
0
0
Read: TOF
TOIE
TSTOP
PS2
PS1
PS0
TIMA Status/Control Register
(TASC)
Write:
Reset:
Read:
Write:
Reset:
0
0
TRST
0
R
0
Bit 14
R
1
Bit 13
R
0
0
Bit 10
R
0
Bit 9
R
0
Bit 8
R
Bit 15
R
Bit 12
R
Bit 11
R
TIMA Counter Register High
(TACNTH)
0
0
0
0
0
0
0
0
Read: Bit 7
Bit 6
R
Bit 5
R
Bit 4
R
Bit 3
R
Bit 2
R
Bit 1
R
Bit 0
R
TIMA Counter Register Low
TACNTL)
Write:
Reset:
Read:
R
0
0
0
0
0
0
0
0
TIMA Counter Modulo Reg.
Bit 15
1
14
13
12
11
10
9
1
1
1
Bit 8
1
High Write:
(TAMODH)
Reset:
Read:
1
1
1
1
1
TIMA Counter Modulo Reg.
Bit 7
1
6
1
5
1
4
1
3
2
Bit 0
1
Low Write:
(TAMODL)
Reset:
1
ELS0B
0
1
ELS0A
0
Read: CH0F
TIMA Channel 0
CH0IE
0
MS0B
0
MS0A
0
TOV0 CH0MAX
Status/Control Write:
0
0
Register (TASC0)
Reset:
0
9
0
Read:
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 0 Register High
Write:
Reset:
Read:
Write:
Reset:
(TACH0H)
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 0 Register Low
(TACH0L)
Indeterminate after reset
Read: CH1F
0
R
0
TIMA Channel 1
Register (TASC1)
CH1IE
0
MS1A
0
ELS1B
ELS1A
TOV1 CH1MAX
Status/Control Write:
0
0
Reset:
Read:
Write:
Reset:
0
0
0
9
0
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 1 Register High
(TACH1H)
Indeterminate after reset
Bold = Buffered
U = Undetermined X = Indeterminate
R
= Reserved
Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 9)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 1 Register Low
(TACH1L)
$0018
$0019
$001A
$001B
$001C
$001D
$001E
$001F
$0020
$0021
$0022
Indeterminate after reset
Read: CH2F
TIMA Channel 2
Register (TASC2)
CH2IE
0
MS2B
0
MS2A
0
ELS2B
ELS2A
TOV2 CH2MAX
Status/Control Write:
0
0
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
0
0
9
0
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 2 Register High
(TACH2H)
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 2 Register Low
(TACH2L)
Indeterminate after reset
Read: CH3F
0
R
0
TIMA Channel 3
CH3IE
0
MS3A
0
ELS3B
ELS3A
TOV3 CH3MAX
Status/Control Register Write:
0
0
(TASC3)
Reset:
0
0
0
9
0
Read:
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 3 Register High
Write:
(TACH3H)
Reset:
Read:
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 3 Register Low
Write:
(TACH3L)
Reset:
Read:
Indeterminate after reset
EDGE BONTNEG TOPNEG INDEP
LVIRST LVIPWR
Bit 1
0
COPD
0
Mask Option Register
Write:
(MOR)
Reset:
Read:
0
DISX
0
0
0
0
0
ISENS1
0
0
DISY PWMINT PWMF
ISENS0 LDOK PWMEN
PWM Control Register 1
Write:
(PCTL1)
Reset:
Read:
0
0
0
0
IPOL1
0
0
0
0
LDFQ1 LDFQ0
IPOL2
0
IPOL3 PRSC1 PRSC0
PWM Control Register 2
Write:
R
0
(PCTL2)
Reset:
Read:
0
0
0
0
0
FINT4 FMODE4 FINT3 FMODE3
FINT2
FMODE2 FINT1 FMODE1
Fault Control Register
Write:
(FCR)
Reset:
0
0
0
0
0
0
0
0
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 9)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Memory Map
I/O Section
Addr.
Register Name
Bit 7
6
5
4
3
FPIN2
R
2
1
Bit 0
Read: FPIN4 FFLAG4 FPIN3 FFLAG3
FFLAG2 FPIN1 FFLAG1
Fault Status Register
(FSR)
$0023
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
R
U
0
R
R
U
R
0
R
0
R
U
R
0
0
U
0
FTACK4
0
DT6
R
DT5
FTACK3
0
DT4
R
DT3
FTACK2
0
DT2
R
DT1
FTACK1
0
Fault Acknowledge Register
(FTACK)
$0024
$0025
$0026
$0027
$0028
$0029
$002A
$002B
$002C
$002D
R
0
0
0
0
0
OUTCTL OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
PWM Output Control
(PWMOUT)
R
0
0
0
0
0
0
0
0
Bit 11
R
0
Bit 10
R
0
Bit 9
R
0
Bit 8
R
0
PWM Counter Register High
(PCNTH)
R
0
R
0
R
0
R
0
0
0
0
0
Read: Bit 7
Bit 6
R
0
Bit 5
R
0
Bit 4
R
0
Bit 3
R
Bit 2
R
Bit 1
R
Bit 0
R
PWM Counter Register Low
(PCNTL)
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
R
0
0
0
0
0
0
0
0
0
Bit 11
X
Bit 10
X
Bit 9
X
Bit 8
X
PWM Counter Modulo
Register High (PMODH)
R
0
R
0
R
0
R
0
Bit 7
X
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
X
Bit 2
X
Bit 1
X
Bit 0
X
PWM Counter Modulo
Register Low (PMODL)
Bit 15
0
Bit 14
0
Bit 13
0
Bit 12
0
Bit 11
0
Bit 10
0
Bit 9
0
Bit 8
0
PWM 1 Value Register High
(PVAL1H)
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
PWM 1 Value Register Low
(PVAL1L)
Bit 15
0
Bit 14
0
Bit 13
0
Bit 12
0
Bit 11
0
Bit 10
0
Bit 9
0
Bit 8
0
PWM 2 Value Register High
(PVAL2H)
Bit 7
Bit 6
Bit 5
0
Bit 4
Bit 3
Bit 2
0
Bit 1
0
Bit 0
0
PWM 2 Value Register Low
(PVAL2L)
0
0
0
0
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 4 of 9)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Addr.
Register Name
Bit 7
Bit 15
0
6
Bit 14
0
5
Bit 13
0
4
Bit 12
0
3
Bit 11
0
2
Bit 10
0
1
Bit 9
0
Bit 0
Bit 8
0
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
PWM 3 Value Register High
(PVAL3H)
$002E
$002F
$0030
$0031
$0032
$0033
$0034
$0035
$0036
$0037
$0038
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
PWM 3 Value Register Low
(PVAL3L)
Bit 15
0
Bit 14
0
Bit 13
0
Bit 12
0
Bit 11
0
Bit 10
0
Bit 9
0
Bit 8
0
PWM 4 Value Register High
(PVAL4H)
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
PWM 4 Value Register Low
(PVAL4L)
Bit 15
0
Bit 14
0
Bit 13
0
Bit 12
0
Bit 11
0
Bit 10
0
Bit 9
0
Bit 8
0
PWM 5 Value Register High
(PMVAL5H)
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
PWM 5 Value Register Low
(PVAL5L)
Bit 15
0
Bit 14
0
Bit 13
0
Bit 12
0
Bit 11
0
Bit 10
0
Bit 9
0
Bit 8
0
PWM 6 Value Register High
(PVAL6H)
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
PWM 6 Value Register Low
(PMVAL6L)
Bit 7
1
Bit 6
1
Bit 5
1
Bit 4
1
Bit 3
1
Bit 2
1
Bit 1
1
Bit 0
1
Dead Timer Write-Once
Register (DEADTM)
PWM Disable Mapping
Write-Once Register Write:
Bit 7
1
Bit 6
1
Bit 5
1
Bit 4
1
Bit 3
1
Bit 2
1
Bit 1
1
Bit 0
1
(DISMAP)
Reset:
Read:
LOOPS ENSCI TXINV
M
WAKE
ILTY
0
PEN
0
PTY
0
SCI Control Register 1
Write:
(SCC1)
Reset:
0
0
0
0
0
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 9)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Memory Map
I/O Section
Addr.
Register Name
Bit 7
SCTIE
0
6
TCIE
0
5
4
3
TE
2
RE
0
1
Bit 0
SBK
0
Read:
Write:
Reset:
SCRIE
ILIE
RWU
0
SCI Control Register 2
(SCC2)
$0039
0
0
0
0
0
Read: R8
T8
ORIE
NEIE
FEIE
PEIE
SCI Control Register 3
(SCC3)
$003A
$003B
$003C
$003D
$003E
$003F
$0040
$0041
$0042
$0043
Write:
Reset:
R
U
R
R
U
TC
R
0
0
0
OR
R
0
NF
R
0
FE
R
0
PE
R
Read: SCTE
SCRF
R
IDLE
R
SCI Status Register 1
(SCS1)
Write:
Reset:
Read:
Write:
Reset:
R
1
1
0
0
0
0
0
0
0
0
0
0
0
0
BKF
R
RPF
R
SCI Status Register 2
(SCS2)
R
0
R
0
R
R
R
R
0
0
0
0
0
0
Read: R7
Write: T7
Reset:
R6
T6
R5
T5
R4
T4
R3
T3
R2
T2
R1
T1
R0
T0
SCI Data Register
(SCDR)
Unaffected by reset
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
R
0
0
R
0
0
SCP1
SCP0
SCR2
SCR1
0
SCR0
0
SCI Baud Rate Register
(SCBR)
R
0
0
0
0
0
0
0
0
0
IRQ1F
0
IMASK1 MODE1
IRQ Status/Control Register
(ISCR)
R
0
R
0
R
0
R
0
ACK1
0
0
0
COCO/
IDMAS
AIEN
ADCO
ADCH4
ADCH3
ADCH2 ADCH1 ADCH0
ADC Status and Control
Register (ADSCR)
0
0
0
0
0
0
0
0
0
0
0
0
0
AD9
R
0
AD8
R
ADC Data Register High
(ADRH)
R
0
R
R
R
R
R
0
0
0
0
0
0
0
Read: AD7
AD6
R
AD5
R
AD4
R
AD3
R
AD2
R
AD1
R
AD0
R
ADC Data Register Low
(ADRL)
Write:
Reset:
Read:
Write:
Reset:
R
0
0
0
0
0
0
0
0
0
ADIV2 ADIV1
ADIV0
0
ADICLK MODE1
MODE0
0
0
0
ADC Clock Register
(ADCLK)
R
0
0
0
0
0
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 6 of 9)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
SPTIE
0
Read:
Write:
Reset:
SPRIE DMAS SPMSTR CPOL
CPHA
SPWOM SPE
SPI Control Register
(SPCR)
$0044
$0045
$0046
0
0
1
OVRF
R
0
MODF
R
0
SPTE
R
0
0
Read: SPRF
SPI Status and Control
(SPSCR)
ERRIE
MODFEN SPR1
SPR0
Register Write:
R
0
Reset:
0
0
0
1
0
0
0
Read: R7
Write: T7
Reset:
R6
T6
R5
T5
R4
R3
T3
R2
T2
R1
T1
R0
T0
SPI Data Register
(SPDR)
T4
Unaffected by reset
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
$0047
$0048
$0049
$004A
$004B
$004C
$004D
$004E
$004F
$0050
Read: TOF
0
TRST
0
0
TOIE
TSTOP
PS2
PS1
PS0
TIMB Status/Control Register
(TBSC)
$0051
$0052
Write:
Reset:
0
0
R
0
1
Bit 13
R
0
0
Bit 10
R
0
Bit 9
R
0
Bit 8
R
Read: Bit 15
Bit 14
Bit 12
R
Bit 11
TIMB Counter Register High
(TBCNTH)
Write:
Reset:
R
0
R
R
0
0
0
0
0
0
0
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 7 of 9)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Memory Map
I/O Section
Addr.
Register Name
Bit 7
6
Bit 6
R
5
Bit 5
R
4
Bit 4
R
3
Bit 3
R
2
Bit 2
R
1
Bit 0
Bit 0
R
Read; Bit 7
Bit 1
R
TIMB Counter Register Low
(TBCNTL)
$0053
Write:
Reset:
Read:
R
0
0
0
0
0
0
0
0
TIMB Counter Modulo
Bit 15
1
Bit 14
1
Bit 13
1
Bit 12
1
Bit 11
1
Bit 10
1
Bit 9
1
Bit 8
1
$0054
$0055
$0056
$0057
$0058
$0059
$005A
$005B
$005C
$005D
Register High Write:
(TBMODH)
Reset:
Read:
TIMB Counter Modulo
Bit 7
1
Bit 6
1
Bit 5
1
Bit 4
1
Bit 3
1
Bit 2
1
Bit 1
1
Bit 0
1
Register Low Write:
(TBMODL)
Reset:
Read: CH0F
TIMB Channel 0
Status/Control Register Write:
CH0IE
0
MS0B
0
MS0A
0
ELS0B
0
ELS0A
0
TOV0 CH0MAX
0
0
(TBSC0)
Reset:
0
0
Read:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
TIMB Channel 0 Register High
Write:
(TBCH0H)
Reset:
Read:
Indeterminate after reset
Bit 4 Bit 3
Indeterminate after reset
Bit 7
Bit 6
Bit 5
Bit 2
Bit 1
Bit 0
TIMB Channel 0 Register Low
Write:
(TBCH0L)
Reset:
Read: CH1F
0
R
0
TIMB Channel 1
Status/Control Register Write:
CH1IE
0
MS1A
0
ELS1B
0
ELS1A
0
TOV1 CH1MAX
0
0
(TBSC1)
Reset:
0
0
Read:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
TIMB Channel 1 Register High
Write:
(TBCH1H)
Reset:
Read:
Indeterminate after reset
Bit 4 Bit 3
Bit 7
Bit 6
Bit 5
Bit 2
Bit 1
Bit 0
TIMB Channel 1 Register Low
Write:
(TBCH1L)
Reset:
Read:
Indeterminate after reset
PLLF
1
1
R
1
1
R
1
1
R
1
PLLIE
0
PLLON
BCS
R
PLL Control Register
Write:
R
(PCTL)
Reset:
Read:
0
1
ACQ
0
0
1
LOCK
0
0
0
0
AUTO
XLD
PLL Bandwidth Control
Write:
R
R
0
R
0
R
0
R
0
Register (PBWC)
Reset:
0
0
0
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 8 of 9)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Addr.
Register Name
Bit 7
MUL7
0
6
MUL6
1
5
MUL5
1
4
MUL4
0
3
VRS7
0
2
VRS6
1
1
VRS5
1
Bit 0
VRS4
0
Read:
Write:
Reset:
PLL Programming Register
(PPG)
$005E
$005F
Unimplemented
Read:
Write:
Reset:
R
R
R
R
R
R
SBSW
R
SIM Break Status Register
(SBSR)
$FE00
$FE01
0
LVI
R
Read: POR
PIN
R
COP
R
ILOP
R
ILAD
R
0
R
0
0
R
0
SIM Reset Status Register
(SRSR)
Write:
Reset:
R
1
0
0
0
0
0
Read:
Write:
Reset:
BCFE
0
R
R
R
R
R
R
R
SIM Break Flag Control
Register (SBFCR)
$FE03
$FE08
$FE0F
$FF80
$FFFF
Read:
Write:
Reset:
FDIV1 FDIV0
BLK1
0
BLK0
0
HVEN
0
VERF ERASE PGM
FLASH Control Register
(FLCR)
0
0
0
0
0
Read: LVIOUT
0
R
0
0
R
0
0
R
0
0
R
0
0
R
0
0
R
0
TRPSEL
0
LVI Status and Control
Register (LVISCR)
Write:
Reset:
R
0
Read:
Write:
Reset:
0
R
0
0
R
0
0
R
0
0
R
0
BPR3
BPR2
BPR1
BPR0
FLASH Block Protect Register
(FLBPR)
R
0
R
0
R
0
R
0
Read:
Write:
Reset:
Low byte of reset vector
Clear COP counter
Unaffected by reset
COP Control Register
(COPCTL)
U = Undetermined X = Indeterminate
R
= Reserved
Bold
= Buffered
Figure 2-2. Control, Status, and Data Registers (Sheet 9 of 9)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Memory Map
I/O Section
Table 2-1 is a list of vector locations.
Table 2-1. Vector Addresses
Address
$FFD2
$FFD3
$FFD4
$FFD5
$FFD6
$FFD7
$FFD8
$FFD9
$FFDA
$FFDB
$FFDC
$FFDD
$FFDE
$FFDF
$FFE0
$FFE1
$FFE2
$FFE3
$FFE4
$FFE5
$FFE6
$FFE7
$FFE8
$FFE9
$FFEA
$FFEB
$FFEC
$FFED
Vector
SCI Transmit Vector (High)
SCI Transmit Vector (Low)
SCI Receive Vector (High)
SCI Receive Vector (Low)
SCI Error Vector (High)
w
L
SCI Error Vector (Low)
SPI Transmit Vector (High)
SPI Transmit Vector (Low)
SPI Receive Vector (High)
SPI Receive Vector (Low)
A/D Vector (High)
A/D Vector (Low)
TIM B Overflow Vector (High)
TIM B Overflow Vector (Low)
TIM B Channel 1 Vector (High)
TIM B Channel 1 Vector (Low)
TIM B Channel 0 Vector (High)
TIM B Channel 0 Vector (Low)
TIM A Overflow Vector (High)
TIM A Overflow Vector (Low)
TIM A Channel 3 Vector (High)
TIM A Channel 3 Vector (Low)
TIM A Channel 2 Vector (High)
TIM A Channel 2 Vector (Low)
TIM A Channel 1 Vector (High)
TIM A Channel 1 Vector (Low)
TIM A Channel 0 Vector (High)
TIM A Channel 0 Vector (Low)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me m ory Ma p
Table 2-1. Vector Addresses (Continued)
Address
$FFEE
$FFEF
$FFF0
$FFF1
$FFF2
$FFF3
$FFF4
$FFF5
$FFF6
$FFF7
$FFF8
$FFF9
$FFFA
$FFFB
$FFFC
$FFFD
$FFFE
$FFFF
Vector
PWMMC Vector (High)
PWMMC Vector (Low)
FAULT 4 (High)
FAULT 4 (Low)
FAULT 3 (High)
FAULT 3 (Low)
FAULT 2 (High)
FAULT 2 (Low)
FAULT 1 (High)
FAULT 1 (Low)
PLL Vector (High)
PLL Vector (Low)
IRQ1 Vector (High)
IRQ1 Vector (Low)
SWI Vector (High)
SWI Vector (Low)
Reset Vector (High)
Reset Vector (Low)
2.6 Monitor ROM
The 240 bytes at addresses $FE10–$FEFF are reserved ROM
addresses that contain the instructions for the monitor functions. (See
Section 10. Monitor ROM (MON).)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Memory Map
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 3. Ra nd om -Ac c e ss Me m ory (RAM)
3.1 Conte nts
3.2
3.3
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53
3.2 Introd uc tion
This section describes the 768 bytes of RAM.
3.3 Func tiona l De sc rip tion
Addresses $0060 through $035F are RAM locations. The location of the
stack RAM is programmable. The 16-bit stack pointer allows the stack to
be anywhere in the 64-Kbyte memory space.
NOTE: For correct operation, the stack pointer must point only to RAM
locations.
Within page zero are 145 bytes of RAM. Because the location of the
stack RAM is programmable, all page zero RAM locations can be used
for I/O control and user data or code. When the stack pointer is moved
from its reset location at $00FF, direct addressing mode instructions can
access efficiently all page zero RAM locations. Page zero RAM,
therefore, provides ideal locations for frequently accessed global
variables.
Before processing an interrupt, the CPU uses five bytes of the stack to
save the contents of the CPU registers.
NOTE: For M6805 compatibility, the H register is not stacked.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Random-Access Memory (RAM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ra nd om -Ac c e ss Me m ory (RAM)
During a subroutine call, the CPU uses two bytes of the stack to store
the return address. The stack pointer decrements during pushes and
increments during pulls.
NOTE: Be careful when using nested subroutines. The CPU may overwrite data
in the RAM during a subroutine or during the interrupt stacking
operation.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Random-Access Memory (RAM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 4. FLASH Me m ory
4.1 Conte nts
4.2
4.3
4.4
4.5
4.6
4.7
4.8
4.9
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55
FLASH Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57
FLASH Charge Pump Frequency Control . . . . . . . . . . . . . . . .58
FLASH Erase Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59
FLASH Program/Margin Read Operation. . . . . . . . . . . . . . . . .60
FLASH Block Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63
FLASH Block Protect Register . . . . . . . . . . . . . . . . . . . . . . . . .64
4.10 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65
4.2 Introd uc tion
This section describes the operation of the embedded FLASH memory.
This memory can be read, programmed, and erased from a single
external supply. The program and erase operations are enabled through
the use of an internal charge pump.
4.3 Func tiona l De sc rip tion
The FLASH memory is an array of 24,064 bytes with an additional 46
bytes of user vectors and one byte of block protection. An erased bit
reads as a logic 0 and a programmed bit reads as a logic 1. Program and
erase operations are facilitated through control bits in a memory mapped
register. Details for these operations appear later in this section. Memory
in the FLASH array is organized into pages within rows. There are eight
pages of memory per row with 8 bytes per page. The minimum erase
MC68HC908MR24 — Rev. 1.0
General Release Specification
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Me m ory
block size is a single row, 64 bytes. Programming is performed on a per
page basis; eight bytes at a time. The address ranges for the user
memory and vectors are:
• $A000–$FDFF
• $FF80 (block protect register)
• $FE08 (FLASH control register)
• $FFD2–$FFFF (These locations are reserved for user-defined
interrupt and reset vectors.)
When programming the FLASH, just enough program time must be used
to program a page. Too much program time can result in a program
disturb condition; in which case an erased bit on the row being
programmed becomes unintentionally programmed. Program disturb is
avoided by using an iterative program and margin read technique known
as the smart page programming algorithm. The smart programming
algorithm is required whenever programming the array (see 4.7 FLASH
Program/Margin Read Operation). As well, to avoid the program
disturb issue each row should not be programmed more than eight times
before it is erased. The eight program cycle maximum per row aligns
with the architectures eight pages of storage per row. The margin read
step of the smart programming algorithm is used to insure programmed
bits are programmed to sufficient margin for data retention over the
device lifetime. Below is the row architecture for this array:
• $A000-$A03F (row0)
• $A040-$A07F (row1)
• $A080-$A0CF (row2)
• ----------------------------
• $FFBF-$FFFF(row 511)
Programming tools are available from Motorola. Contact your local
Motorola representative for more information.
1
NOTE: A security feature prevents viewing of the FLASH contents.
1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or
copying the FLASH difficult for unauthorized users.
General Release Specification
MC68HC908MR24 — Rev. 1.0
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Memory
FLASH Control Register
4.4 FLASH Control Re g iste r
The FLASH control register controls FLASH program, erase, and margin
read operations.
Address: $FE08
Bit 7
FDIV1
0
6
FDIV0
0
5
BLK1
0
4
BLK0
0
3
2
1
Bit 0
PGM
0
Read:
Write:
Reset:
HVEN MARGIN ERASE
0
0
0
Figure 4-1. FLASH Control Register (FLCR)
FDIV1 — Frequency divide control bit
This read/write bit together with FDIV0 selects the factor by which the
charge pump clock is divided from the system clock. See 4.5 FLASH
Charge Pump Frequency Control.
FDIV0 — Frequency divide control bit
This read/write bit together with FDIV1 selects the factor by which the
charge pump clock is divided from the system clock. See 4.5 FLASH
Charge Pump Frequency Control.
BLK1— Block erase control bit
This read/write bit together with BLK0 allows erasing of blocks of
varying size. See 4.6 FLASH Erase Operation for a description of
available block sizes.
BLK0 — Block erase control bit
This read/write bit together with BLK1 allows erasing of blocks of
varying size. See 4.6 FLASH Erase Operation for a description of
available block sizes.
MC68HC908MR24 — Rev. 1.0
General Release Specification
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Me m ory
HVEN — High-voltage enable bit
This read/write bit enables the charge pump to drive high voltages for
program and erase operations in the array. HVEN can only be set if
either PGM = 1 or ERASE = 1 and the proper sequence for
program/margin read or erase is followed.
1 = High voltage enabled to array and charge pump on
0 = High voltage disabled to array and charge pump off
MARGIN — Margin read control bit
This read/write bit configures the memory for margin read operation.
MARGIN cannot be set if the HVEN = 1. MARGIN will automatically
return to unset if asserted when HVEN is set.
1 = Verify operation selected
0 = Verify operation unselected
ERASE — Erase control bit
This read/write bit configures the memory for erase operation.
ERASE is interlocked with the PGM bit such that both bits cannot be
set at the same time.
1 = Erase operation selected
0 = Erase operation unselected
PGM — Program control bit
This read/write bit configures the memory for program operation.
PGM is interlocked with the ERASE bit such that both bits cannot be
set at the same time.
1 = Program operation selected
0 = Program operation unselected
4.5 FLASH Cha rg e Pum p Fre q ue nc y Control
The internal charge pump required for program, margin read, and erase
operations is designed to operate most efficiently with a 2MHz clock.
The charge pump clock is derived from the bus clock. Table 4-1 shows
how the FDIV bits are used to select a charge pump frequency based on
the bus clock frequency. Program and erase operations cannot be
performed if the bus clock frequency is below 2 MHz.
General Release Specification
MC68HC908MR24 — Rev. 1.0
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Memory
FLASH Erase Operation
Table 4-1. Charge Pump Clock Frequency
FDIV1
FDIV0
Pump clock frequency
Bus Frequency ÷ 1
Bus Frequency ÷ 2
Bus Frequency ÷ 2
Bus Frequency ÷ 4
Bus clock frequency
0
0
1
1
0
1
0
1
2 MHz ± 10%
4 MHz ± 10%
4 MHz ± 10%
8 MHz ± 10%
4.6 FLASH Era se Op e ra tion
Use the following procedure to erase a block of FLASH memory:
1. Set the ERASE bit, the BLK0, BLK1, FDIV0, and FDIV1 bits in the
FLASH control register. See Table 4-2 for block sizes. See Table
4-1 for FDIV settings.
2. To insure target portion of array is unprotected, read the block
protect register: address $FF80. See 4.8 FLASH Block
Protection and 4.9 FLASH Block Protect Register for more
information.
3. Write to any FLASH address with any data within the block
address range desired.
4. Set the HVEN bit.
5. Wait for a time, t
.
ERASE
6. Clear the HVEN bit.
7. Wait for a time, t
for the high voltages to dissipate.
KILL,
8. Clear the ERASE bit.
9. After time t , the memory can be accessed in read mode again.
HVD
NOTE: While these operations must be performed in the order shown, other
unrelated operations may occur between the steps. Do not exceed
t
maximum.
ERASE
MC68HC908MR24 — Rev. 1.0
General Release Specification
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Me m ory
Table 4-2 shows the various block sizes which can be erased in one
erase operation.
Table 4-2. Erase Block Sizes
BLK1
BLK0
Block size, addresses cared
Full Array: 24 Kbytes
0
0
1
1
0
1
0
1
One-Half Array: 16 Kbytes (A14 )
Eight Rows: 512 Bytes (A14–A9)
Single Row: 64 Bytes (A14–A6)
In step 2 of the erase operation, the cared addresses are latched and
used to determine the location of the block to be erased. For instance,
with BLK0 = BLK1 = 0, writing to any FLASH address in the range $A000
to $FFFF will enable the full-array erase.
4.7 FLASH Prog ra m / Ma rg in Re a d Op e ra tion
NOTE: After a total of eight program operations have been applied to a row, the
row must be erased before further programming in order to avoid
program disturb. An erased byte will read $00.
Programming of the FLASH memory is done on a page basis. A page
consists of eight consecutive bytes starting from address $XXX0 or
$XXX8. The purpose of the margin read mode is to ensure that data has
been programmed with sufficient margin for long-term data retention.
While performing a margin read the operation is the same as for ordinary
read mode except that a built-in counter stretches the data access for an
additional eight cycles to allow sensing of the lower cell current. Margin
read mode imposes a more stringent read condition on the bitcell to
insure the bitcell is programmed with enough margin for long-term data
retention. During these eight cycles the COP counter continues to run.
The user must account for these extra cycles within COP feed loops. A
margin read cycle can only follow a program operation. To program and
margin read the FLASH memory, use the following procedure:
1. Set the PGM bit. This configures the memory for program
operation and enables the latching of address and data for
programming.
2. Read from the block protect register.
General Release Specification
MC68HC908MR24 — Rev. 1.0
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Memory
FLASH Program/Margin Read Operation
3. Write data to the eight bytes of the page being programmed. This
requires eight separate write operations.
4. Set the HVEN bit.
5. Wait for time, t
.
PROG
6. Clear the HVEN bit.
7. Wait for time, t
.
HVTV
8. Set the MARGIN bit.
9. Wait for time, t
.
VTP
10. Clear the PGM bit.
11. Wait for time, t
.
HVD
12. Read back data in verify mode. This is done in eight separate read
operations which are each stretched by eight cycles.
13. Clear the MARGIN bit.
NOTE: While these operations must be performed in the order shown, other
unrelated operations may occur between the steps.
This program/verify sequence is repeated throughout the memory until
all data is programmed. For minimum overall programming time and
least program disturb effect, the smart programming algorithm should be
followed. (See 4.6 FLASH Erase Operation).
NOTE: In order to ensure proper operation after completion of the smart
programming algorithm and prior to a normal read of an address in the
FLASH array, a series of 500 dummy reads of any arbitrary address in
the array needs to be performed.
MC68HC908MR24 — Rev. 1.0
General Release Specification
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Me m ory
Smart Programming Algorithm
PROGRAM FLASH
Page Program/Margin Read Procedure
Note: This algorithm is mandatory for programming the FLASH.
INITIALIZE ATTEMPT COUNTER
TO ZERO
Note: This page program algorithm assumes the page/s
to be programmed are initially erased.
SET PGM BIT AND FDIV BITS
READ FLASH BLOCK
PROTECT REGISTER
WRITE DATA TO SELECTED PAGE
SET HVEN BIT
WAIT tSTEP
CLEAR HVEN BIT
WAIT tHVTV
SET MARGIN BIT
WAIT tVTP
CLEAR PGM BIT
WAIT tHVD
MARGIN READ PAGE OF DATA
CLEAR MARGIN BIT
INCREMENT ATTEMPT COUNTER
N
N
ATTEMPT COUNT
MARGIN READ DATA
EQUAL TO
EQUAL TO
flsPULSES
?
WRITE DATA?
Y
Y
PROGRAMMING OPERATION
FAILED
PROGRAMMING OPERATION
COMPLETE
Figure 4-2. Smart Programming Algorithm
General Release Specification
MC68HC908MR24 — Rev. 1.0
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Memory
FLASH Block Protection
4.8 FLASH Bloc k Prote c tion
NOTE: In performing a program or erase operation the FLASH block protect
register must be read after setting the PGM or ERASE bit and before
asserting the NVEN bit.
Due to the ability of the on-board charge pump to erase and program the
FLASH memory in the target application, provision is made for protecting
blocks of memory from unintentional erase or program operations due to
system malfunction. This protection is done by reserving a location in the
memory for block protect information and requiring that this location be
read from to enable setting of the HVEN bit. When the block protect
register is read, its contents are latched by the FLASH control logic. If
the address range for an erase or program operation includes a
protected block, the PGM or ERASE bit is cleared which prevents the
HVEN bit in the FLASH control register from being set so that no high
voltage is allowed in the array.
When the block protect register is erased (all 0s), the entire memory is
accessible for program and erase. When bits within the register are
programmed, they lock blocks of memory address ranges as shown in
4.9 FLASH Block Protect Register. The block protect register itself can
be erased or programmed only with an external voltage + V present on
HI
the IRQ pin. This voltage also allows entry from reset into the monitor
mode.
MC68HC908MR24 — Rev. 1.0
General Release Specification
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Me m ory
4.9 FLASH Bloc k Prote c t Re g iste r
The block protect register is implemented as a byte within the FLASH
memory. Each bit, when programmed, protects a range of addresses in
the FLASH.
Address: $FF80
Bit 7
0
6
0
5
0
4
0
3
BPR3
0
2
BPR2
0
1
BPR1
0
Bit 0
BPR0
0
Read:
Write:
Reset:
0
0
0
0
= Unimplemented
Figure 4-3. FLASH Block Protect Register (FLBPR)
BPR3 — Block protect register bit 3
This bit protects the memory contents in the address range $A000 to
$FFFF.
1 = Address range protected from erase or program
0 = Address range open to erase or program
BPR2 — Block protect register bit 2
This bit protects the memory contents in the address range $C000 to
$FFFF.
1 = Address range protected from erase or program
0 = Address range open to erase or program
BPR1 — Block protect register bit 1
This bit protects the memory contents in the address range $E000 to
$FFFF.
1 = Address range protected from erase or program
0 = Address range open to erase or program
General Release Specification
MC68HC908MR24 — Rev. 1.0
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Memory
Wait Mode
BPR0 — Block protect register bit 0
This bit protects the memory contents in the address range $F000 to
$FFFF.
1 = Address range protected from erase or program
0 = Address range open to erase or program
By programming the block protect bits, a portion of the memory will be
locked so that no further erase or program operations may be
performed. Programming more than one bit at a time is redundant. If
both bit 1 and bit 2 are set, for instance, the address range $C000
through $FFFF is locked. If all bits are erased, then all of the memory is
available for erase and program. The presence of a voltage + V on the
HI
IRQ pin will bypass the block protection so that all of the memory,
including the block protect register, is open for program and erase
operations.
4.10 Wa it Mod e
Putting the MCU into wait mode while the FLASH is in read mode does
not affect the operation of the FASH memory directly, but there will not
be any memory activity since the CPU is inactive.
The WAIT instruction should not be executed while performing a
program or erase operation on the FLASH. When the MCU is put into
wait mode, the charge pump for the FLASH is disabled so that either a
program or erase operation will not continue. If the memory is in either
program mode (PGM = 1, HVEN = 1) or erase mode (ERASE = 1,
HVEN = 1), then it will remain in that mode during wait. Exit from wait
must now be done with a reset rather than an interrupt because if exiting
wait with an interrupt, the memory will not be in read mode and the
interrupt vector cannot be read from the memory.
MC68HC908MR24 — Rev. 1.0
General Release Specification
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
FLASH Me m ory
General Release Specification
MC68HC908MR24 — Rev. 1.0
FLASH Memory
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 5. Ma sk Op tion Re g iste r (MOR)
5.1 Conte nts
5.2
5.3
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68
5.2 Introd uc tion
This section describes the mask option register (MOR). This register
contains bits that configure the following options:
• Resets caused by the low-voltage inhibit (LVI) module
• Power to the LVI module
• Computer operating properly (COP) module
• Top-side pulse width modulator (PWM) polarity
• Bottom-side PWM polarity
• Edge-aligned versus center-aligned PWMs
• Six independent PWMs versus three complementary PWM pairs
MC68HC908MR24 — Rev. 1.0
General Release Specification
Mask Option Register (MOR)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ma sk Op tion Re g iste r (MOR)
5.3 Func tiona l De sc rip tion
The MOR is a write-once register. Out of reset, MOR will read all 0s.
Once the register is written, further writes will have no effect until a reset
occurs.
NOTE: If the LVI module and the LVI reset signal are enabled, a reset occurs
when V falls to a voltage, LVI
, and remains at or below that level
DD
TRIPF
for at least nine consecutive CPU cycles. Once an LVI reset occurs, the
MCU remains in reset until V rises to a voltage, LVI
.
TRIPR
DD
Address: $001F
Bit 7
6
5
4
3
2
1
Bit 0
COPD
0
Read:
Write:
Reset:
EDGE BONTNEG TOPNEG INDEP
LVIRST LVIPWR
Bit 1
0
0
0
0
0
0
0
Figure 5-1. Mask Option Register (MOR)
EDGE — Edge-align enable bit
EDGE determines if the motor control PWM will operate in edge-
aligned mode or center-aligned mode. (See Section 9. Pulse Width
Modulator for Motor Control (PWMMC).)
1 = Edge-aligned mode enabled
0 = Center-aligned mode enabled
BOTNEG — Bottom-side PWM polarity bit
BOTNEG determines if the bottom-side PWMs will have positive or
negative polarity. (See Section 9. Pulse Width Modulator for Motor
Control (PWMMC).)
1 = Negative polarity
0 = Positive polarity
General Release Specification
MC68HC908MR24 — Rev. 1.0
Mask Option Register (MOR)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Mask Option Register (MOR)
Functional Description
TOPNEG — Top-side PWM polarity bit
TOPNEG determines if the top-side PWMs will have positive or
negative polarity. (See Section 9. Pulse Width Modulator for Motor
Control (PWMMC).)
1 = Negative polarity
0 = Positive polarity
INDEP — Independent mode enable bit
INDEP determines if the motor control PWMs will be six independent
PWMs or three complementary PWM pairs. (See Section 9. Pulse
Width Modulator for Motor Control (PWMMC).)
1 = Six independent PWMs
0 = Three complementary PWM pairs
LVIPWR — LVI power disable bit
LVIPWR disables the LVI module. (See Section 18. Low-Voltage
Inhibit (LVI).)
1 = LVI module power disabled
0 = LVI module power enabled
LVIRST — LVI reset disable bit
LVIRST disables the reset signal from the LVI module. (See Section
18. Low-Voltage Inhibit (LVI).)
1 = LVI module resets disabled
0 = LVI module resets enabled
Bit 1
Writing a 0 or a 1 has no effect on MCU operation, it operates just as
the other bits within this write-once register operate.
COPD — COP disable bit
COPD disables the COP module. (See Section 16. Computer
Operating Properly (COP).)
1 = COP module disabled
0 = COP module enabled
MC68HC908MR24 — Rev. 1.0
General Release Specification
Mask Option Register (MOR)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ma sk Op tion Re g iste r (MOR)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Mask Option Register (MOR)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 6. Ce ntra l Proc e ssor Unit (CPU)
6.1 Conte nts
6.2
6.3
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
6.4
CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74
Stack Pointer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75
Program Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76
Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . .77
6.4.1
6.4.2
6.4.3
6.4.4
6.4.5
6.5
6.6
6.7
Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . .79
Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . .80
Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
6.2 Introd uc tion
This section describes the central processor unit (CPU08, Version A).
The M68HC08 CPU is an enhanced and fully object-code-compatible
version of the M68HC05 CPU. The CPU08 Reference Manual, Motorola
document number CPU08RM/AD, contains a description of the CPU
instruction set, addressing modes, and architecture.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
6.3 Fe a ture s
Features of the CPU include:
• Full upward, object-code compatibility with M68HC05 family
• 16-bit stack pointer with stack manipulation instructions
• 16-bit index register with X-register manipulation instructions
• 8-MHz CPU internal bus frequency
• 64-Kbyte program/data memoryspace
• 16 addressing modes
• Memory-to-memory data moves without using accumulator
• Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
• Enhanced binary-coded decimal (BCD) data handling
• Modular architecture with expandable internal bus definition for
extension of addressing range beyond 64 Kbytes
• Low-power wait mode
6.4 CPU Re g iste rs
Figure 6-1 shows the five CPU registers. CPU registers are not part of
the memory map.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
CPU Registers
7
0
0
0
0
0
ACCUMULATOR (A)
15
15
15
H
X
INDEX REGISTER (H:X)
STACK POINTER (SP)
PROGRAM COUNTER (PC)
7
V 1
1
H
I
N Z C CONDITION CODE REGISTER (CCR)
CARRY/BORROW FLAG
ZERO FLAG
NEGATIVE FLAG
INTERRUPT MASK
HALF-CARRY FLAG
TWO’S COMPLEMENT OVERFLOW FLAG
Figure 6-1. CPU Registers
6.4.1 Ac c um ula tor
The accumulator is a general-purpose 8-bit register. The CPU uses the
accumulator to hold operands and the results of arithmetic/logic
operations.
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Unaffected by reset
Figure 6-2. Accumulator (A)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
6.4.2 Ind e x Re g iste r
The 16-bit index register allows indexed addressing of a 64-Kbyte
memory space. H is the upper byte of the index register, and X is the
lower byte. H:X is the concatenated 16-bit index register.
In the indexed addressing modes, the CPU uses the contents of the
index register to determine the conditional address of the operand.
Bit
Bit
15 14 13 12 11 10
9
0
8
0
7
6
5
4
3
2
1
0
Read:
Write:
Reset:
0
0
0
0
0
0
X
X
X
X
X
X
X
X
X = Indeterminate
Figure 6-3. Index Register (H:X)
The index register can serve also as a temporary data storage location.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
CPU Registers
6.4.3 Sta c k Pointe r
The stack pointer is a 16-bit register that contains the address of the next
location on the stack. During a reset, the stack pointer is preset to
$00FF. The reset stack pointer (RSP) instruction sets the least
significant byte to $FF and does not affect the most significant byte. The
stack pointer decrements as data is pushed onto the stack and
increments as data is pulled from the stack.
In the stack pointer 8-bit offset and 16-bit offset addressing modes, the
stack pointer can function as an index register to access data on the
stack. The CPU uses the contents of the stack pointer to determine the
conditional address of the operand.
Bit
Bit
0
15 14 13 12 11 10
9
0
8
0
7
1
6
1
5
1
4
1
3
1
2
1
1
1
Read:
Write:
Reset:
0
0
0
0
0
0
1
Figure 6-4. Stack Pointer (SP)
NOTE: The location of the stack is arbitrary and may be relocated anywhere in
RAM. Moving the SP out of page zero ($0000 to $00FF) frees direct
address (page zero) space. For correct operation, the stack pointer must
point only to RAM locations.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
6.4.4 Prog ra m Counte r
The program counter is a 16-bit register that contains the address of the
next instruction or operand to be fetched.
Normally, the program counter automatically increments to the next
sequential memory location every time an instruction or operand is
fetched. Jump, branch, and interrupt operations load the program
counter with an address other than that of the next sequential location.
During reset, the program counter is loaded with the reset vector
address located at $FFFE and $FFFF. The vector address is the
address of the first instruction to be executed after exiting the reset state.
Bit
Bit
0
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
Read:
Write:
Reset:
Loaded with vector from $FFFE and $FFFF
Figure 6-5. Program Counter (PC)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
CPU Registers
6.4.5 Cond ition Cod e Re g iste r
The 8-bit condition code register contains the interrupt mask and five
flags that indicate the results of the instruction just executed. Bits 6 and
5 are set permanently to logic 1. The following paragraphs describe the
functions of the condition code register.
Bit 7
V
6
1
1
5
1
1
4
3
I
2
1
Z
X
Bit 0
C
Read:
Write:
Reset:
H
X
N
X
X
1
X
X = Indeterminate
Figure 6-6. Condition Code Register (CCR)
V — Overflow flag
The CPU sets the overflow flag when a two's complement overflow
occurs. The signed branch instructions BGT, BGE, BLE, and BLT use
the overflow flag.
1 = Overflow
0 = No overflow
H — Half-carry flag
The CPU sets the half-carry flag when a carry occurs between
accumulator bits 3 and 4 during an ADD or ADC operation. The half-
carry flag is required for binary-coded decimal (BCD) arithmetic
operations. The DAA instruction uses the states of the H and C flags
to determine the appropriate correction factor.
1 = Carry between bits 3 and 4
0 = No carry between bits 3 and 4
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
I — Interrupt Mask
When the interrupt mask is set, all maskable CPU interrupts are
disabled. CPU interrupts are enabled when the interrupt mask is
cleared. When a CPU interrupt occurs, the interrupt mask is set
automatically after the CPU registers are saved on the stack, but
before the interrupt vector is fetched.
1 = Interrupts disabled
0 = Interrupts enabled
NOTE: To maintain M6805 compatibility, the upper byte of the index register (H)
is not stacked automatically. If the interrupt service routine modifies H,
then the user must stack and unstack H using the PSHH and PULH
instructions.
After the I bit is cleared, the highest-priority interrupt request is
serviced first.
A return from interrupt (RTI) instruction pulls the CPU registers from
the stack and restores the interrupt mask from the stack. After any
reset, the interrupt mask is set and can only be cleared by the clear
interrupt mask software instruction (CLI).
N — Negative flag
The CPU sets the negative flag when an arithmetic operation, logic
operation, or data manipulation produces a negative result, setting
bit 7 of the result.
1 = Negative result
0 = Non-negative result
Z — Zero flag
The CPU sets the zero flag when an arithmetic operation, logic
operation, or data manipulation produces a result of $00.
1 = Zero result
0 = Non-zero result
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
Arithmetic/Logic Unit (ALU)
C — Carry/Borrow Flag
The CPU sets the carry/borrow flag when an addition operation
produces a carry out of bit 7 of the accumulator or when a subtraction
operation requires a borrow. Some instructions — such as bit test and
branch, shift, and rotate — also clear or set the carry/borrow flag.
1 = Carry out of bit 7
0 = No carry out of bit 7
6.5 Arithm e tic / Log ic Unit (ALU)
The ALU performs the arithmetic and logic operations defined by the
instruction set.
Refer to the CPU08 Reference Manual, Motorola document number
CPU08RM/AD for a description of the instructions and addressing
modes and more detail about CPU architecture.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
6.6 Instruc tion Se t Sum m a ry
Table 6-1 provides a summary of the M68HC08 instruction set.
Table 6-1. Instruction Set Summary
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
ADC #opr
IMM
DIR
EXT
IX2
A9 ii
2
3
4
4
3
2
4
5
ADC opr
B9 dd
ADC opr
C9 hh ll
D9 ee ff
E9 ff
ADC opr,X
ADC opr,X
ADC ,X
Add with Carry
A ← (A) + (M) + (C)
↕ ↕ – ↕ ↕ ↕
IX1
IX
SP1
SP2
F9
ADC opr,SP
ADC opr,SP
9EE9 ff
9ED9 ee ff
ADD #opr
ADD opr
IMM
DIR
EXT
IX2
AB ii
BB dd
CB hh ll
DB ee ff
EB ff
2
3
4
4
3
2
4
5
ADD opr
ADD opr,X
ADD opr,X
ADD ,X
ADD opr,SP
ADD opr,SP
Add without Carry
A ← (A) + (M)
↕ ↕ – ↕ ↕ ↕
IX1
IX
SP1
SP2
FB
9EEB ff
9EDB ee ff
AIS #opr
AIX #opr
Add Immediate Value (Signed) to SP
Add Immediate Value (Signed) to H:X
SP ← (SP) + (16 « M)
H:X ← (H:X) + (16 « M)
–
–
–
–
–
–
–
–
–
–
– IMM
– IMM
A7 ii
AF ii
2
2
AND #opr
AND opr
IMM
DIR
EXT
IX2
A4 ii
B4 dd
C4 hh ll
D4 ee ff
E4 ff
2
3
4
4
3
2
4
5
AND opr
AND opr,X
AND opr,X
AND ,X
AND opr,SP
AND opr,SP
Logical AND
A ← (A) & (M)
0
–
–
–
↕ ↕ –
IX1
IX
F4
SP1
SP2
9EE4 ff
9ED4 ee ff
ASL opr
ASLA
ASLX
ASL opr,X
ASL ,X
ASL opr,SP
DIR
INH
INH
IX1
IX
38 dd
48
4
1
1
4
3
5
Arithmetic Shift Left
(Same as LSL)
58
↕ –
↕ –
↕ ↕ ↕
C
0
68 ff
78
b7
b7
b0
b0
SP1
9E68 ff
ASR opr
ASRA
ASRX
ASR opr,X
ASR opr,X
ASR opr,SP
DIR
INH
INH
IX1
IX
37 dd
47
4
1
1
4
3
5
57
C
Arithmetic Shift Right
–
–
↕ ↕ ↕
67 ff
77
SP1
9E67 ff
BCC rel
Branch if Carry Bit Clear
PC ← (PC) + 2 + rel ? (C) = 0
–
–
–
–
– REL
24 rr
3
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
Instruction Set Summary
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
DIR (b0) 11 dd
DIR (b1) 13 dd
DIR (b2) 15 dd
DIR (b3) 17 dd
DIR (b4) 19 dd
DIR (b5) 1B dd
DIR (b6) 1D dd
DIR (b7) 1F dd
4
4
4
4
4
4
4
4
BCLR n, opr
Clear Bit n in M
Mn ← 0
–
–
–
–
–
–
BCS rel
BEQ rel
Branch if Carry Bit Set (Same as BLO)
Branch if Equal
PC ← (PC) + 2 + rel ? (C) = 1
PC ← (PC) + 2 + rel ? (Z) = 1
–
–
–
–
–
–
–
–
–
–
– REL
– REL
25 rr
27 rr
3
3
Branch if Greater Than or Equal To
(Signed Operands)
BGE opr
BGT opr
PC ← (PC) + 2 + rel ? (N V) = 0
–
–
–
–
–
–
–
–
–
–
– REL
– REL
90 rr
92 rr
3
Branch if Greater Than (Signed
Operands)
PC ← (PC) + 2 + rel ? (Z) | (N V) = 0
3
3
BHCC rel
BHCS rel
BHI rel
Branch if Half Carry Bit Clear
Branch if Half Carry Bit Set
Branch if Higher
PC ← (PC) + 2 + rel ? (H) = 0
PC ← (PC) + 2 + rel ? (H) = 1
PC ← (PC) + 2 + rel ? (C) | (Z) = 0
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
– REL
– REL
– REL
28 rr
29 rr
22 rr
3
3
3
Branch if Higher or Same
(Same as BCC)
BHS rel
PC ← (PC) + 2 + rel ? (C) = 0
–
–
–
–
–
– REL
24 rr
BIH rel
BIL rel
Branch if IRQ Pin High
Branch if IRQ Pin Low
PC ← (PC) + 2 + rel ? IRQ = 1
PC ← (PC) + 2 + rel ? IRQ = 0
–
–
–
–
–
–
–
–
–
–
– REL
– REL
2F rr
2E rr
3
3
BIT #opr
BIT opr
IMM
DIR
EXT
IX2
A5 ii
2
3
4
4
3
2
4
5
B5 dd
BIT opr
C5 hh ll
D5 ee ff
E5 ff
BIT opr,X
BIT opr,X
BIT ,X
BIT opr,SP
BIT opr,SP
Bit Test
(A) & (M)
0
–
–
↕ ↕ –
IX1
IX
F5
SP1
SP2
9EE5 ff
9ED5 ee ff
Branch if Less Than or Equal To
(Signed Operands)
BLE opr
PC ← (PC) + 2 + rel ? (Z) | (N V) = 1
–
–
–
–
–
– REL
93 rr
3
BLO rel
BLS rel
BLT opr
BMC rel
BMI rel
BMS rel
Branch if Lower (Same as BCS)
Branch if Lower or Same
PC ← (PC) + 2 + rel ? (C) = 1
PC ← (PC) + 2 + rel ? (C) | (Z) = 1
PC ← (PC) + 2 + rel ? (N V) =1
PC ← (PC) + 2 + rel ? (I) = 0
PC ← (PC) + 2 + rel ? (N) = 1
PC ← (PC) + 2 + rel ? (I) = 1
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
– REL
– REL
– REL
– REL
– REL
– REL
25 rr
23 rr
91 rr
2C rr
2B rr
2D rr
3
3
3
3
3
3
Branch if Less Than (Signed Operands)
Branch if Interrupt Mask Clear
Branch if Minus
Branch if Interrupt Mask Set
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
BNE rel
Branch if Not Equal
PC ← (PC) + 2 + rel ? (Z) = 0
PC ← (PC) + 2 + rel ? (N) = 0
PC ← (PC) + 2 + rel
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
– REL
– REL
– REL
26 rr
2A rr
20 rr
3
3
3
BPL rel
BRA rel
Branch if Plus
Branch Always
DIR (b0) 01 dd rr
DIR (b1) 03 dd rr
DIR (b2) 05 dd rr
DIR (b3) 07 dd rr
DIR (b4) 09 dd rr
DIR (b5) 0B dd rr
DIR (b6) 0D dd rr
DIR (b7) 0F dd rr
5
5
5
5
5
5
5
5
BRCLR n,opr,rel Branch if Bit n in M Clear
PC ← (PC) + 3 + rel ? (Mn) = 0
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
↕
BRN rel
Branch Never
PC ← (PC) + 2
– REL
21 rr
3
DIR (b0) 00 dd rr
DIR (b1) 02 dd rr
DIR (b2) 04 dd rr
DIR (b3) 06 dd rr
DIR (b4) 08 dd rr
DIR (b5) 0A dd rr
DIR (b6) 0C dd rr
DIR (b7) 0E dd rr
5
5
5
5
5
5
5
5
BRSET n,opr,rel Branch if Bit n in M Set
PC ← (PC) + 3 + rel ? (Mn) = 1
↕
DIR (b0) 10 dd
DIR (b1) 12 dd
DIR (b2) 14 dd
DIR (b3) 16 dd
DIR (b4) 18 dd
DIR (b5) 1A dd
DIR (b6) 1C dd
DIR (b7) 1E dd
4
4
4
4
4
4
4
4
BSET n,opr
BSR rel
Set Bit n in M
Mn ← 1
–
–
–
–
–
–
PC ← (PC) + 2; push (PCL)
SP ← (SP) – 1; push (PCH)
SP ← (SP) – 1
Branch to Subroutine
–
–
–
–
–
–
–
–
–
–
– REL
AD rr
4
PC ← (PC) + rel
CBEQ opr,rel
PC ← (PC) + 3 + rel ? (A) – (M) = $00
PC ← (PC) + 3 + rel ? (A) – (M) = $00
PC ← (PC) + 3 + rel ? (X) – (M) = $00
PC ← (PC) + 3 + rel ? (A) – (M) = $00
PC ← (PC) + 2 + rel ? (A) – (M) = $00
PC ← (PC) + 4 + rel ? (A) – (M) = $00
DIR
31 dd rr
41 ii rr
51 ii rr
61 ff rr
71 rr
5
4
4
5
4
6
CBEQA #opr,rel
CBEQX #opr,rel
CBEQ opr,X+,rel
CBEQ X+,rel
IMM
IMM
Compare and Branch if Equal
–
IX1+
IX+
CBEQ opr,SP,rel
SP1
9E61 ff rr
CLC
CLI
Clear Carry Bit
C ← 0
I ← 0
–
–
–
–
–
0
–
–
–
–
0 INH
– INH
98
9A
1
2
Clear Interrupt Mask
CLR opr
CLRA
M ← $00
A ← $00
X ← $00
H ← $00
M ← $00
M ← $00
M ← $00
DIR
INH
3F dd
4F
3
1
1
1
3
2
4
CLRX
INH
5F
CLRH
Clear
0
–
–
0
1
– INH
IX1
IX
SP1
8C
CLR opr,X
CLR ,X
6F ff
7F
CLR opr,SP
9E6F ff
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
Instruction Set Summary
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
CMP #opr
IMM
DIR
EXT
IX2
A1 ii
2
3
4
4
3
2
4
5
CMP opr
B1 dd
CMP opr
C1 hh ll
D1 ee ff
E1 ff
CMP opr,X
CMP opr,X
CMP ,X
Compare A with M
(A) – (M)
↕ –
–
↕ ↕ ↕
IX1
IX
SP1
SP2
F1
CMP opr,SP
CMP opr,SP
9EE1 ff
9ED1 ee ff
COM opr
COMA
M ← (M) = $FF – (M)
A ← (A) = $FF – (M)
X ← (X) = $FF – (M)
M ← (M) = $FF – (M)
M ← (M) = $FF – (M)
M ← (M) = $FF – (M)
DIR
INH
INH
IX1
IX
33 dd
43
4
1
1
4
3
5
COMX
53
Complement (One’s Complement)
Compare H:X with M
0
–
–
–
↕ ↕ 1
COM opr,X
COM ,X
COM opr,SP
63 ff
73
9E63 ff
SP1
CPHX #opr
CPHX opr
IMM
DIR
65 ii ii+1
75 dd
3
4
(H:X) – (M:M + 1)
↕ –
↕ ↕ ↕
CPX #opr
CPX opr
IMM
DIR
EXT
IX2
A3 ii
B3 dd
C3 hh ll
D3 ee ff
E3 ff
2
3
4
4
3
2
4
5
CPX opr
CPX ,X
Compare X with M
(X) – (M)
↕ –
–
↕ ↕ ↕
CPX opr,X
CPX opr,X
CPX opr,SP
CPX opr,SP
IX1
IX
SP1
SP2
F3
9EE3 ff
9ED3 ee ff
DAA
Decimal Adjust A
(A)10
U –
–
–
↕ ↕ ↕ INH
72
2
A ← (A) – 1 or M ← (M) – 1 or X ← (X) – 1
PC ← (PC) + 3 + rel ? (result) ≠ 0
PC ← (PC) + 2 + rel ? (result) ≠ 0
PC ← (PC) + 2 + rel ? (result) ≠ 0
PC ← (PC) + 3 + rel ? (result) ≠ 0
PC ← (PC) + 2 + rel ? (result) ≠ 0
PC ← (PC) + 4 + rel ? (result) ≠ 0
5
3
3
5
4
6
DBNZ opr,rel
DBNZA rel
DBNZX rel
DBNZ opr,X,rel
DBNZ X,rel
DBNZ opr,SP,rel
DIR
INH
3B dd rr
4B rr
Decrement and Branch if Not Zero
–
–
–
–
– INH
IX1
5B rr
6B ff rr
7B rr
IX
SP1
9E6B ff rr
DEC opr
DECA
M ← (M) – 1
A ← (A) – 1
X ← (X) – 1
M ← (M) – 1
M ← (M) – 1
M ← (M) – 1
DIR
INH
INH
3A dd
4A
4
1
1
4
3
5
DECX
5A
Decrement
Divide
↕ –
–
–
↕ ↕ –
DEC opr,X
DEC ,X
DEC opr,SP
IX1
IX
6A ff
7A
9E6A ff
SP1
A ← (H:A)/(X)
H ← Remainder
DIV
–
0
–
–
–
↕ ↕ INH
52
7
EOR #opr
EOR opr
EOR opr
EOR opr,X
EOR opr,X
EOR ,X
EOR opr,SP
EOR opr,SP
IMM
DIR
EXT
IX2
IX1
IX
SP1
SP2
A8 ii
B8 dd
C8 hh ll
D8 ee ff
E8 ff
2
3
4
4
3
2
4
5
Exclusive OR M with A
A ← (A
M)
–
↕ ↕ –
F8
9EE8 ff
9ED8 ee ff
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
INC opr
M ← (M) + 1
A ← (A) + 1
X ← (X) + 1
M ← (M) + 1
M ← (M) + 1
M ← (M) + 1
DIR
INH
INH
IX1
IX
3C dd
4C
4
1
1
4
3
5
INCA
INCX
5C
Increment
Jump
↕ –
–
↕ ↕ –
INC opr,X
INC ,X
6C ff
7C
9E6C ff
INC opr,SP
SP1
JMP opr
JMP opr
JMP opr,X
JMP opr,X
JMP ,X
DIR
EXT
– IX2
IX1
IX
BC dd
2
3
4
3
2
CC hh ll
DC ee ff
EC ff
FC
PC ← Jump Address
–
–
–
–
–
–
–
–
–
–
JSR opr
JSR opr
JSR opr,X
JSR opr,X
JSR ,X
DIR
EXT
– IX2
IX1
BD dd
CD hh ll
DD ee ff
ED ff
4
5
6
5
4
PC ← (PC) + n (n = 1, 2, or 3)
Push (PCL); SP ← (SP) – 1
Push (PCH); SP ← (SP) – 1
PC ← Unconditional Address
Jump to Subroutine
IX
FD
LDA #opr
LDA opr
IMM
DIR
EXT
IX2
A6 ii
B6 dd
C6 hh ll
D6 ee ff
E6 ff
2
3
4
4
3
2
4
5
LDA opr
LDA opr,X
LDA opr,X
LDA ,X
LDA opr,SP
LDA opr,SP
Load A from M
Load H:X from M
Load X from M
A ← (M)
H:X ← (M:M + 1)
X ← (M)
0
0
0
–
–
–
–
–
–
↕ ↕ –
↕ ↕ –
↕ ↕ –
IX1
IX
F6
SP1
SP2
9EE6 ff
9ED6 ee ff
LDHX #opr
LDHX opr
IMM
DIR
45 ii jj
55 dd
3
4
LDX #opr
LDX opr
LDX opr
LDX opr,X
LDX opr,X
LDX ,X
LDX opr,SP
LDX opr,SP
IMM
DIR
EXT
IX2
IX1
IX
SP1
SP2
AE ii
BE dd
CE hh ll
DE ee ff
EE ff
FE
9EEE ff
9EDE ee ff
2
3
4
4
3
2
4
5
LSL opr
LSLA
DIR
INH
INH
IX1
IX
38 dd
48
4
1
1
4
3
5
LSLX
Logical Shift Left
(Same as ASL)
58
C
0
↕ –
↕ –
–
–
↕ ↕ ↕
LSL opr,X
LSL ,X
LSL opr,SP
68 ff
78
9E68 ff
b7
b0
SP1
LSR opr
LSRA
LSRX
LSR opr,X
LSR ,X
LSR opr,SP
DIR
INH
INH
IX1
IX
34 dd
44
4
1
1
4
3
5
54
0
C
Logical Shift Right
0 ↕ ↕
64 ff
74
b7
b0
SP1
9E64 ff
MOV opr,opr
MOV opr,X+
MOV #opr,opr
MOV X+,opr
DD
4E dd dd
5E dd
5
4
4
4
(M)Destination ← (M)Source
DIX+
IMD
IX+D
Move
0
–
–
0
–
–
↕ ↕ –
6E ii dd
7E dd
H:X ← (H:X) + 1 (IX+D, DIX+)
MUL
Unsigned multiply
X:A ← (X) × (A)
–
–
0 INH
42
5
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
Instruction Set Summary
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
NEG opr
DIR
INH
INH
IX1
IX
30 dd
40
4
1
1
4
3
5
M ← –(M) = $00 – (M)
A ← –(A) = $00 – (A)
X ← –(X) = $00 – (X)
M ← –(M) = $00 – (M)
M ← –(M) = $00 – (M)
NEGA
NEGX
50
Negate (Two’s Complement)
↕ –
–
↕ ↕ ↕
NEG opr,X
NEG ,X
60 ff
70
9E60 ff
NEG opr,SP
SP1
NOP
NSA
No Operation
Nibble Swap A
None
–
–
–
–
–
–
–
–
–
–
– INH
– INH
9D
62
1
3
A ← (A[3:0]:A[7:4])
ORA #opr
ORA opr
IMM
DIR
EXT
IX2
AA ii
2
3
4
4
3
2
4
5
BA dd
ORA opr
CA hh ll
DA ee ff
EA ff
ORA opr,X
ORA opr,X
ORA ,X
ORA opr,SP
ORA opr,SP
Inclusive OR A and M
A ← (A) | (M)
0
–
–
↕ ↕ –
IX1
IX
FA
SP1
SP2
9EEA ff
9EDA ee ff
PSHA
PSHH
PSHX
PULA
PULH
PULX
Push A onto Stack
Push H onto Stack
Push X onto Stack
Pull A from Stack
Pull H from Stack
Pull X from Stack
Push (A); SP ← (SP) – 1
Push (H); SP ← (SP) – 1
Push (X); SP ← (SP) – 1
SP ← (SP + 1); Pull (A)
SP ← (SP + 1); Pull (H)
SP ← (SP + 1); Pull (X)
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
– INH
– INH
– INH
– INH
– INH
– INH
87
8B
89
86
8A
88
2
2
2
2
2
2
ROL opr
ROLA
DIR
INH
INH
39 dd
49
4
1
1
4
3
5
ROLX
59
C
Rotate Left through Carry
Rotate Right through Carry
↕ –
↕ –
–
↕ ↕ ↕
ROL opr,X
ROL ,X
ROL opr,SP
IX1
IX
69 ff
79
9E69 ff
b7
b0
SP1
ROR opr
RORA
RORX
ROR opr,X
ROR ,X
ROR opr,SP
DIR
INH
INH
IX1
IX
36 dd
46
4
1
1
4
3
5
56
C
–
–
↕ ↕ ↕
66 ff
76
b7
b0
SP1
9E66 ff
RSP
RTI
Reset Stack Pointer
Return from Interrupt
SP ← $FF
–
–
–
–
– INH
9C
80
1
SP ← (SP) + 1; Pull (CCR)
SP ← (SP) + 1; Pull (A)
SP ← (SP) + 1; Pull (X)
SP ← (SP) + 1; Pull (PCH)
SP ← (SP) + 1; Pull (PCL)
↕ ↕ ↕ ↕ ↕ ↕ INH
7
SP ← SP + 1; Pull (PCH)
SP ← SP + 1; Pull (PCL)
RTS
Return from Subroutine
–
–
–
–
–
– INH
81
4
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
SBC #opr
IMM
DIR
EXT
IX2
A2 ii
2
3
4
4
3
2
4
5
SBC opr
B2 dd
SBC opr
C2 hh ll
D2 ee ff
E2 ff
SBC opr,X
SBC opr,X
SBC ,X
Subtract with Carry
A ← (A) – (M) – (C)
↕ –
–
↕ ↕ ↕
IX1
IX
SP1
SP2
F2
SBC opr,SP
SBC opr,SP
9EE2 ff
9ED2 ee ff
SEC
SEI
Set Carry Bit
C ← 1
I ← 1
–
–
–
–
–
1
–
–
–
–
1 INH
– INH
99
9B
1
2
Set Interrupt Mask
STA opr
DIR
EXT
IX2
B7 dd
C7 hh ll
D7 ee ff
E7 ff
3
4
4
3
2
4
5
STA opr
STA opr,X
STA opr,X
STA ,X
STA opr,SP
STA opr,SP
Store A in M
M ← (A)
0
–
–
↕ ↕ – IX1
IX
SP1
SP2
F7
9EE7 ff
9ED7 ee ff
STHX opr
STOP
Store H:X in M
(M:M + 1) ← (H:X)
0
–
–
–
–
0
↕ ↕ – DIR
35 dd
8E
4
1
Enable IRQ Pin; Stop Oscillator
I ← 0; Stop Oscillator
–
–
– INH
STX opr
DIR
EXT
IX2
BF dd
CF hh ll
DF ee ff
EF ff
3
4
4
3
2
4
5
STX opr
STX opr,X
STX opr,X
STX ,X
STX opr,SP
STX opr,SP
Store X in M
M ← (X)
0
–
–
–
↕ ↕ – IX1
IX
SP1
SP2
FF
9EEF ff
9EDF ee ff
SUB #opr
SUB opr
SUB opr
SUB opr,X
SUB opr,X
SUB ,X
SUB opr,SP
SUB opr,SP
IMM
DIR
EXT
A0 ii
B0 dd
C0 hh ll
D0 ee ff
E0 ff
2
3
4
4
3
2
4
5
IX2
↕ ↕ ↕
IX1
Subtract
A ← (A) – (M)
↕ –
IX
SP1
SP2
F0
9EE0 ff
9ED0 ee ff
PC ← (PC) + 1; Push (PCL)
SP ← (SP) – 1; Push (PCH)
SP ← (SP) – 1; Push (X)
SP ← (SP) – 1; Push (A)
SWI
Software Interrupt
–
–
1
–
–
– INH
83
9
SP ← (SP) – 1; Push (CCR)
SP ← (SP) – 1; I ← 1
PCH ← Interrupt Vector High Byte
PCL ← Interrupt Vector Low Byte
TAP
TAX
TPA
Transfer A to CCR
Transfer A to X
CCR ← (A)
X ← (A)
↕ ↕ ↕ ↕ ↕ ↕ INH
84
97
85
2
1
1
–
–
–
–
–
–
–
–
–
–
– INH
– INH
Transfer CCR to A
A ← (CCR)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
Opcode Map
Table 6-1. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
V H I N Z C
A
M
O
O
C
TST opr
DIR
INH
INH
IX1
IX
3D dd
4D
3
1
1
3
2
4
TSTA
TSTX
5D
Test for Negative or Zero
(A) – $00 or (X) – $00 or (M) – $00
0
–
–
↕ ↕ –
TST opr,X
TST ,X
6D ff
7D
9E6D ff
TST opr,SP
SP1
TSX
TXA
TXS
Transfer SP to H:X
Transfer X to A
H:X ← (SP) + 1
A ← (X)
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
– INH
– INH
– INH
95
9F
94
2
1
2
Transfer H:X to SP
(SP) ← (H:X) – 1
A
C
Accumulator
Carry/borrow bit
n
Any bit
opr Operand (one or two bytes)
PC Program counter
PCH Program counter high byte
PCL Program counter low byte
REL Relative addressing mode
CCR Condition code register
dd Direct address of operand
dd rr Direct address of operand and relative offset of branch instruction
DD Direct to direct addressing mode
DIR Direct addressing mode
rel
rr
Relative program counter offset byte
Relative program counter offset byte
DIX+ Direct to indexed with post increment addressing mode
ee ff High and low bytes of offset in indexed, 16-bit offset addressing
EXT Extended addressing mode
SP1 Stack pointer, 8-bit offset addressing mode
SP2 Stack pointer 16-bit offset addressing mode
SP Stack pointer
U
V
X
Z
&
|
ff
H
H
Offset byte in indexed, 8-bit offset addressing
Half-carry bit
Index register high byte
Undefined
Overflow bit
Index register low byte
Zero bit
Logical AND
Logical OR
Logical EXCLUSIVE OR
Contents of
hh ll High and low bytes of operand address in extended addressing
I
Interrupt mask
ii
Immediate operand byte
IMD Immediate source to direct destination addressing mode
IMM Immediate addressing mode
INH Inherent addressing mode
( )
IX
Indexed, no offset addressing mode
–( ) Negation (two’s complement)
IX+
Indexed, no offset, post increment addressing mode
#
Immediate value
Sign extend
Loaded with
If
IX+D Indexed with post increment to direct addressing mode
IX1 Indexed, 8-bit offset addressing mode
IX1+ Indexed, 8-bit offset, post increment addressing mode
«
←
?
IX2
M
N
Indexed, 16-bit offset addressing mode
Memory location
Negative bit
:
↕
—
Concatenated with
Set or cleared
Not affected
6.7 Op c od e Ma p
See Table 6-2.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ce ntra l Proc e ssor Unit (CPU)
2
2
2
2
2
2
2
2
2
2
2
2
2
4
2
2
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
A
A
F
I
B TI
T
L
J
D
S
MJ P
S
S
CP X
A
D
AD
O
O RA
CMP
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
4
4
4
4
4
4
4
4
4
4
4
4
4
4
E
A
A
S
S
S
S
S
S
P
P
P
P
P
P
P
S
E
B TI
S
9
L
T
D
S
S
S
CP X
A
D
AD
O
O RA
CMP
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
x
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
I
A
A
E
I
B TI
T
L
S
D
S
MJ P
S
S
CP X
A
D
AD
O
O RA
CMP
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
5
5
5
5
5
5
5
5
5
5
5
5
5
5
A
D
A
S
S
S
S
S
S
P
P
P
P
P
P
P
S
E
B TI
S
D
S
9
D
S
S
S
CP X
A
D
AD
O
O RA
CMP
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
6
4
4
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
I
A
A
I
B TI
T
L
J
D
S
MJ P
S
S
CP X
A
D
AD
O
O RA
CMP
R
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
H
C
c
N
4
4
4
4
4
4
4
4
4
4
4
4
3
5
4
4
A
A
DIR
E
E
E
E
E
E
X
X
X
X
X
X
X
X
X
E
0
B TI
T
E
D
J
D
S
MJ P
S
S
CP X
A
D
AD
O
O RA
CMP
General Release Specification
MC68HC908MR24 — Rev. 1.0
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 7. Syste m Inte g ra tion Mod ule (SIM)
7.1 Conte nts
7.2
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
7.3
SIM Bus Clock Control and Generation . . . . . . . . . . . . . . . . . .93
Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93
Clock Startup from POR or LVI Reset. . . . . . . . . . . . . . . . .93
Clocks in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .94
7.3.1
7.3.2
7.3.3
7.4
7.4.1
7.4.2
7.4.2.1
7.4.2.2
7.4.2.3
7.4.2.4
7.4.2.5
Reset and System Initialization. . . . . . . . . . . . . . . . . . . . . . . . .94
External Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95
Active Resets from Internal Sources. . . . . . . . . . . . . . . . . .96
Power-On Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
Computer Operating Properly (COP) Reset. . . . . . . . . . .98
Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98
Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98
Low-Voltage Inhibit (LVI) Reset . . . . . . . . . . . . . . . . . . . .99
7.5
7.5.1
7.5.2
SIM Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .99
SIM Counter During Power-On Reset. . . . . . . . . . . . . . . . .99
SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . .99
7.6
Exception Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100
Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . .102
SWI Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .103
Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104
Status Flag Protection in Break Mode. . . . . . . . . . . . . . . .104
7.6.1
7.6.1.1
7.6.1.2
7.6.2
7.6.3
7.7
Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104
Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .105
SIM Break Status Register . . . . . . . . . . . . . . . . . . . . . . . .107
SIM Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . .109
SIM Break Flag Control Register . . . . . . . . . . . . . . . . . . .110
7.7.1
7.7.2
7.7.3
7.7.4
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.2 Introd uc tion
This section describes the system integration module. Together with the
CPU, the SIM controls all MCU activities. A block diagram of the SIM is
shown in Figure 7-1. Figure 7-2 is a summary of the SIM I/O registers.
The SIM is a system state controller that coordinates CPU and exception
timing. The SIM is responsible for:
• Bus clock generation and control for CPU and peripherals:
– Wait/reset/break entry and recovery
– Internal clock control
• Master reset control, including power-on reset (POR) and COP
timeout
• Interrupt control:
– Acknowledge timing
– Arbitration control timing
– Vector address generation
• CPU enable/disable timing
• Modular architecture expandable to 128 interrupt sources
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Introduction
MODULE WAIT
WAIT
CONTROL
CPU WAIT (FROM CPU)
SIMOSCEN (TO CGM)
SIM
COUNTER
COP CLOCK
CGMXCLK (FROM CGM)
CGMOUT (FROM CGM)
÷ 2
CLOCK
CONTROL
CLOCK GENERATORS
INTERNAL CLOCKS
LVI (FROM LVI MODULE)
RESET
PIN LOGIC
POR CONTROL
RESET PIN CONTROL
MASTER
RESET
CONTROL
ILLEGAL OPCODE (FROM CPU)
ILLEGAL ADDRESS (FROM ADDRESS
MAP DECODERS)
SIM RESET STATUS REGISTER
COP (FROM COP MODULE)
RESET
INTERRUPT SOURCES
CPU INTERFACE
INTERRUPT CONTROL
AND PRIORITY DECODE
Figure 7-1. SIM Block Diagram
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
Addr.
Register Name
Bit 7
6
5
4
3
2
1
SBSW
Note 1
0
Bit 0
Read:
Write:
Reset:
R
R
R
R
R
R
R
SIM Break Status Register
(SBSR)
$FE00
Read: POR
PIN
R
COP
R
ILOP
R
ILAD
R
0
R
0
LVI
R
0
R
0
SIM Reset Status Register
(SRSR)
$FE01
$FE03
Write:
Reset:
Read:
Write:
Reset:
R
1
0
0
0
0
0
BCFE
R
R
R
R
R
R
R
SIM Break Flag Control Register
(SBFCR)
0
Note 1. Writing a logic 0 clears SBSW.
R
= Reserved
Figure 7-2. SIM I/O Register Summary
Table 7-1 shows the internal signal names used in this section.
Table 7-1. Signal Name Conventions
Signal name
CGMXCLK
CGMVCLK
Description
Buffered version of OSC1 from clock generator module (CGM)
PLL output
PLL-based or OSC1-based clock output from CGM module
(Bus clock = CGMOUT divided by two)
CGMOUT
IAB
IDB
Internal address bus
Internal data bus
PORRST
IRST
Signal from the power-on reset module to the SIM
Internal reset signal
R/W
Read/write signal
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
SIM Bus Clock Control and Generation
7.3 SIM Bus Cloc k Control a nd Ge ne ra tion
The bus clock generator provides system clock signals for the CPU and
peripherals on the MCU. The system clocks are generated from an
incoming clock, CGMOUT, as shown in Figure 7-3. This clock can come
from either an external oscillator or from the on-chip PLL.
(See Section 8. Clock Generator Module (CGM).)
CGMXCLK
OSC1
SIM COUNTER
CLOCK
SELECT
CIRCUIT
A
B
CGMOUT
BUS CLOCK
GENERATORS
÷ 2
÷ 2
CGMVCLK
PLL
S*
*When S = 1,
CGMOUT = B
BCS
SIM
PTC3
MONITOR MODE
USER MODE
CGM
Figure 7-3. CGM Clock Signals
7.3.1 Bus Tim ing
In user mode, the internal bus frequency is either the crystal oscillator
output (CGMXCLK) divided by four or the PLL output (CGMVCLK)
divided by four. (See Section 8. Clock Generator Module (CGM).)
7.3.2 Cloc k Sta rtup from POR or LVI Re se t
When the power-on reset module or the low-voltage inhibit module
generates a reset, the clocks to the CPU and peripherals are inactive
and held in an inactive phase until after the 4096 CGMXCLK cycle POR
timeout has completed. The RST pin is driven low by the SIM during this
entire period. The IBUS clocks start upon completion of the timeout.
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.3.3 Cloc ks in Wa it Mod e
In wait mode, the CPU clocks are inactive. The SIM also produces two
sets of clocks for other modules. Refer to the wait mode subsection of
each module to see if the module is active or inactive in wait mode.
Some modules can be programmed to be active in wait mode.
7.4 Re se t a nd Syste m Initia liza tion
The MCU has these reset sources:
• Power-on reset module (POR)
• External reset pin (RST)
• Computer operating properly module (COP)
• Low-voltage inhibit module (LVI)
• Illegal opcode
• Illegal address
All of these resets produce the vector $FFFE–FFFF ($FEFE–FEFF in
monitor mode) and assert the internal reset signal (IRST). IRST causes
all registers to be returned to their default values and all modules to be
returned to their reset states.
An internal reset clears the SIM counter (see 7.5 SIM Counter), but an
external reset does not. Each of the resets sets a corresponding bit in
the SIM reset status register (SRSR). (See 7.7.3 SIM Reset Status
Register.)
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Reset and System Initialization
7.4.1 Exte rna l Pin Re se t
Pulling the asynchronous RST pin low halts all processing. The PIN bit
of the SIM reset status register (SRSR) is set as long as RST is held low
for a minimum of 67 CGMXCLK cycles, assuming that neither the POR
nor the LVI was the source of the reset. See Table 7-2 for details. Figure
7-4 shows the relative timing.
Table 7-2. PIN Bit Set Timing
Reset type
POR/LVI
Number of cycles required to set PIN
4163 (4096 + 64 + 3)
All Others
67 (64 + 3)
CGMOUT
RST
VECT H VECT L
IAB
PC
Figure 7-4. External Reset Timing
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.4.2 Ac tive Re se ts from Inte rna l Sourc e s
All internal reset sources actively pull the RST pin low for 32 CGMXCLK
cycles to allow resetting of external peripherals. The internal reset signal
IRST continues to be asserted for an additional 32 cycles. (See Figure
7-5.) An internal reset can be caused by an illegal address, illegal
opcode, COP timeout, LVI, or POR. (See Figure 7-6.) Note that for LVI
or POR resets, the SIM cycles through 4096 CGMXCLK cycles during
which the SIM forces the RST pin low. The internal reset signal then
follows the sequence from the falling edge of RST shown in Figure 7-5.
IRST
RSTPULLEDLOWBYMCU
32 CYCLES
RST
32 CYCLES
CGMXCLK
IAB
VECTOR HIGH
Figure 7-5. Internal Reset Timing
The COP reset is asynchronous to the bus clock.
ILLEGAL ADDRESS RST
ILLEGAL OPCODE RST
COPRST
LVI
INTERNAL RESET
POR
Figure 7-6. Sources of Internal Reset
The active reset feature allows the part to issue a reset to peripherals
and other chips within a system built around the MCU.
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Reset and System Initialization
7.4.2.1 Po we r-On Re se t
When power is first applied to the MCU, the power-on reset module
(POR) generates a pulse to indicate that power-on has occurred. The
external reset pin (RST) is held low while the SIM counter counts out
4096 CGMXCLK cycles. Sixty-four CGMXCLK cycles later, the CPU and
memories are released from reset to allow the reset vector sequence to
occur.
At power-on, these events occur:
• A POR pulse is generated.
• The internal reset signal is asserted.
• The SIM enables CGMOUT.
• Internal clocks to the CPU and modules are held inactive for 4096
CGMXCLK cycles to allow stabilization of the oscillator.
• The RST pin is driven low during the oscillator stabilization time.
• The POR bit of the SIM reset status register (SRSR) is set and all
other bits in the register are cleared.
OSC1
PORRST
4096
CYCLES
32
CYCLES
32
CYCLES
CGMXCLK
CGMOUT
RST
IAB
$FFFE
$FFFF
Figure 7-7. POR Recovery
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.4.2.2 Co m p ute r Op e ra ting Pro p e rly (COP) Re se t
An input to the SIM is reserved for the COP reset signal. The overflow of
the COP counter causes an internal reset and sets the COP bit in the
SIM reset status register (SRSR). The SIM actively pulls down the RST
pin for all internal reset sources.
To prevent a COP module timeout, write any value to location $FFFF.
Writing to location $FFFF clears the COP counter and bits 12 through 4
of the SIM counter. The SIM counter output, which occurs at least every
13
4
2 – 2 CGMXCLK cycles, drives the COP counter. The COP should be
serviced as soon as possible out of reset to guarantee the maximum
amount of time before the first timeout.
The COP module is disabled if the RST pin or the IRQ1/V pin is held
PP
at V + V while the MCU is in monitor mode. The COP module can
DD
HI
be disabled only through combinational logic conditioned with the high
voltage signal on the RST or the IRQ1/V pin. This prevents the COP
PP
from becoming disabled as a result of external noise. During a break
state, V + V on the RST pin disables the COP module.
DD
HI
7.4.2.3 Ille g a l Op c o d e Re se t
The SIM decodes signals from the CPU to detect illegal instructions. An
illegal instruction sets the ILOP bit in the SIM reset status register
(SRSR) and causes a reset.
Because the MC68HC908MR24 has stop mode disabled, execution of
the STOP instruction will cause an illegal opcode reset.
7.4.2.4 Ille g a l Ad d re ss Re se t
An opcode fetch from addresses other than FLASH or RAM addresses
generates an illegal address reset (unimplemented locations within
memory map). The SIM verifies that the CPU is fetching an opcode prior
to asserting the ILAD bit in the SIM reset status register (SRSR) and
resetting the MCU. A data fetch from an unmapped address does not
generate a reset.
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
SIM Counter
7.4.2.5 Lo w-Vo lta g e Inhib it (LVI) Re se t
The low-voltage inhibit module (LVI) asserts its output to the SIM when
the V voltage falls to the LVI voltage and remains at or below that
DD
LVRX
level for at least nine consecutive CPU cycles (see 21.6 DC Electrical
Characteristics (V = 5.0 Vdc ± 10%)). The LVI bit in the SIM reset
DD
status register (SRSR) is set, and the external reset pin (RST) is held low
while the SIM counter counts out 4096 CGMXCLK cycles. Sixty-four
CGMXCLK cycles later, the CPU is released from reset to allow the reset
vector sequence to occur. The SIM actively pulls down the RST pin for
all internal reset sources.
7.5 SIM Counte r
The SIM counter is used by the power-on reset module (POR) to allow
the oscillator time to stabilize before enabling the internal bus (IBUS)
clocks. The SIM counter also serves as a prescaler for the computer
operating properly module (COP). The SIM counter overflow supplies
the clock for the COP module. The SIM counter is 13 bits long and is
clocked by the falling edge of CGMXCLK.
7.5.1 SIM Counte r During Powe r-On Re se t
The power-on reset module (POR) detects power applied to the MCU.
At power-on, the POR circuit asserts the signal PORRST. Once the SIM
is initialized, it enables the clock generation module (CGM) to drive the
bus clock state machine.
7.5.2 SIM Counte r a nd Re se t Sta te s
External reset has no effect on the SIM counter. The SIM counter is free-
running after all reset states. (See 7.4.2 Active Resets from Internal
Sources for counter control and internal reset recovery sequences.)
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.6 Exc e p tion Control
Normal, sequential program execution can be changed in three different
ways:
• Interrupts:
– Maskable hardware CPU interrupts
– Non-maskable software interrupt instruction (SWI)
• Reset
• Break interrupts
7.6.1 Inte rrup ts
At the beginning of an interrupt, the CPU saves the CPU register
contents on the stack and sets the interrupt mask (I bit) to prevent
additional interrupts. At the end of an interrupt, the RTI instruction
recovers the CPU register contents from the stack so that normal
processing can resume. Figure 7-8 shows interrupt entry timing.
Figure 7-10 shows interrupt recovery timing.
Interrupts are latched, and arbitration is performed in the SIM at the start
of interrupt processing. The arbitration result is a constant that the CPU
uses to determine which vector to fetch. Once an interrupt is latched by
the SIM, no other interrupt can take precedence, regardless of priority,
until the latched interrupt is serviced (or the I bit is cleared).
(See Figure 7-9.)
MODULE
INTERRUPT
I BIT
IAB
IDB
DUMMY
SP
SP – 1
SP – 2
SP – 3
SP – 4
VECT H
VECT L START ADDR
DUMMY
PC–1[7:0] PC–1[15:8]
X
A
CCR
V DATA H V DATA L OPCODE
R/W
Figure 7-8. Interrupt Entry
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Exception Control
FROM RESET
YES
BREAK INTERRUPT?
NO
YES
I BIT SET?
NO
INT0
YES
YES
INTERRUPT?
NO
INT11
INTERRUPT?
NO
STACK CPU REGISTERS
SET I BIT
LOAD PC WITH INTERRUPT VECTOR
AS MANY INTERRUPTS AS EXIST ON CHIP
FETCH NEXT
INSTRUCTION.
SWI
YES
YES
INSTRUCTION?
NO
RTI
UNSTACK CPU REGISTERS
EXECUTE INSTRUCTION
INSTRUCTION?
NO
Figure 7-9. Interrupt Processing
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
MODULE
INTERRUPT
I BIT
IAB
IDB
SP – 4
SP – 3
SP – 2
SP – 1
SP
PC
PC + 1
CCR
A
X
PC – 1[7:0] PC–1[15:8] OPCODE OPERAND
R/W
Figure 7-10. Interrupt Recovery
7.6.1.1 Ha rd wa re Inte rrup ts
A hardware interrupt does not stop the current instruction. Processing of
a hardware interrupt begins after completion of the current instruction.
When the current instruction is complete, the SIM checks all pending
hardware interrupts. If interrupts are not masked (I bit clear in the
condition code register), and if the corresponding interrupt enable bit is
set, the SIM proceeds with interrupt processing; otherwise, the next
instruction is fetched and executed.
If more than one interrupt is pending at the end of an instruction
execution, the highest priority interrupt is serviced first. Figure 7-11
demonstrates what happens when two interrupts are pending. If an
interrupt is pending upon exit from the original interrupt service routine,
the pending interrupt is serviced before the LDA instruction is executed.
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Exception Control
CLI
LDA #$FF
BACKGROUND ROUTINE
INT1
PSHH
INT1 INTERRUPT SERVICE ROUTINE
PULH
RTI
INT2
PSHH
INT2 INTERRUPT SERVICE ROUTINE
PULH
RTI
Figure 7-11. Interrupt Recognition Example
The LDA opcode is prefetched by both the INT1 and INT2 RTI
instructions. However, in the case of the INT1 RTI prefetch, this is a
redundant operation.
NOTE: To maintain compatibility with the M6805 Family, the H register is not
pushed on the stack during interrupt entry. If the interrupt service routine
modifies the H register or uses the indexed addressing mode, software
should save the H register and then restore it prior to exiting the routine.
7.6.1.2 SWI Instruc tio n
The SWI instruction is a non-maskable instruction that causes an
interrupt regardless of the state of the interrupt mask (I bit) in the
condition code register.
NOTE: A software interrupt pushes PC onto the stack. A software interrupt does
not push PC – 1, as a hardware interrupt does.
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.6.2 Re se t
All reset sources always have equal and highest priority and cannot be
arbitrated.
7.6.3 Sta tus Fla g Prote c tion in Bre a k Mod e
The SIM controls whether status flags contained in other modules can
be cleared during break mode. The user can select whether flags are
protected from being cleared by properly initializing the break clear flag
enable bit (BCFE) in the SIM break flag control register (SBFCR).
Protecting flags in break mode ensures that set flags will not be cleared
while in break mode. This protection allows registers to be freely read
and written during break mode without losing status flag information.
Setting the BCFE bit enables the clearing mechanisms. Once cleared in
break mode, a flag remains cleared even when break mode is exited.
Status flags with a 2-step clearing mechanism — for example, a read of
one register followed by the read or write of another — are protected,
even when the first step is accomplished prior to entering break mode.
Upon leaving break mode, execution of the second step will clear the
flag as normal.
7.7 Low-Powe r Mod e
Executing the WAIT instruction puts the MCU in a low power-
consumption mode for standby situations. The SIM holds the CPU in a
non-clocked state. WAIT clears the interrupt mask (I) in the condition
code register, allowing interrupts to occur.
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Low-Power Mode
7.7.1 Wa it Mod e
In wait mode, the CPU clocks are inactive while the peripheral clocks
continue to run. Figure 7-12 shows the timing for wait mode entry.
A module that is active during wait mode can wake up the CPU with an
interrupt if the interrupt is enabled. Stacking for the interrupt begins one
cycle after the WAIT instruction during which the interrupt occurred.
Refer to the wait mode subsection of each module to see if the module
is active or inactive in wait mode. Some modules can be programmed to
be active in wait mode.
Wait mode can also be exited by a reset or break. A break interrupt
during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM
break status register (SBSR). If the COP disable bit, COPD, in the
configuration register is logic 0, then the computer operating properly
module (COP) is enabled and remains active in wait mode.
IAB
IDB
WAIT ADDR
WAIT ADDR + 1
SAME
SAME
PREVIOUS DATA
NEXT OPCODE
SAME
SAME
R/W
NOTE: Previous data can be operand data or the WAIT opcode, depending on the
last instruction.
Figure 7-12. Wait Mode Entry Timing
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
Figure 7-13 and Figure 7-14 show the timing for WAIT recovery.
IAB
IDB
$6E0B
$A6
$6E0C
$00FF
$00FE
$00FD
$00FC
$A6
$A6
$01
$0B
$6E
EXITSTOPWAIT
NOTE: EXITSTOPWAIT = RST pin OR CPU interrupt OR break interrupt
Figure 7-13. Wait Recovery from Interrupt or Break
32
CYCLES
32
CYCLES
IAB
$6E0B
$A6
RSTVCTH RSTVCTL
IDB $A6
RST
$A6
CGMXCLK
Figure 7-14. Wait Recovery from Internal Reset
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Low-Power Mode
7.7.2 SIM Bre a k Sta tus Re g iste r
The SIM break status register contains a flag to indicate that a break
caused an exit from wait mode.
Address: $FE00
BIt 7
6
5
4
3
2
1
Bit 0
R
Read:
Write:
Reset:
SBSW
R
R
R
R
R
R
(1)
Note
0
R
= Reserved
NOTE 1. Writing a logic zero clears SBSW.
Figure 7-15. SIM Break Status Register (SBSR)
SBSW — SIM break stop/wait
This status bit is useful in applications requiring a return to wait mode
after exiting from a break interrupt. Clear SBSW by writing a logic 0 to
it. Reset clears SBSW.
1 = Wait mode was exited by break interrupt.
0 = Wait mode was not exited by break interrupt.
SBSW can be read within the break state SWI routine. The user can
modify the return address on the stack by subtracting one from it. The
following code is an example of this. Writing 0 to the SBSW bit
clears it.
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
; This code works if the H register has been pushed onto the stack in the break
; service routine software. This code should be executed at the end of the break
; service routine software.
HIBYTE
LOBYTE
EQU
EQU
5
6
;
If not SBSW, do RTI
BRCLR
SBSW,SBSR, RETURN
; See if wait mode was exited by break.
;
TST
BNE
DEC
DEC
LOBYTE,SP
DOLO
; If RETURNLO is not zero,
; then just decrement low byte.
; Else deal with high byte, too.
; Point to WAIT opcode.
HIBYTE,SP
LOBYTE,SP
DOLO
RETURN
PULH
RTI
; Restore H register.
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
System Integration Module (SIM)
Low-Power Mode
7.7.3 SIM Re se t Sta tus Re g iste r
This register contains six flags that show the source of the last reset.
Clear the SIM reset status register by reading it. A power-on reset sets
the POR bit and clears all other bits in the register.
Address: $FE01
BIt 7
POR
R
6
5
COP
R
4
ILOP
R
3
ILAD
R
2
0
1
LVI
R
Bit 0
O
Read:
Write:
Reset:
PIN
R
R
0
R
1
0
0
0
0
0
0
R
= Reserved
Figure 7-16. SIM Reset Status Register (SRSR)
POR — Power-on reset bit
1 = Last reset caused by POR circuit
0 = Read of SRSR
PIN — External reset bit
1 = Last reset caused by external reset pin (RST)
0 = POR or read of SRSR
COP — Computer operating properly reset bit
1 = Last reset caused by COP counter
0 = POR or read of SRSR
ILOP — Illegal opcode reset bit
1 = Last reset caused by an illegal opcode
0 = POR or read of SRSR
ILAD — Illegal address reset bit (opcode fetches only)
1 = Last reset caused by an opcode fetch from an illegal address
0 = POR or read of SRSR
LVI — Low-voltage inhibit reset bit
1 = Last reset was caused by the LVI circuit
0 = POR or read of SRSR
MC68HC908MR24 — Rev. 1.0
General Release Specification
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Syste m Inte g ra tion Mod ule (SIM)
7.7.4 SIM Bre a k Fla g Control Re g iste r
The SIM break control register contains a bit that enables software to
clear status bits while the MCU is in a break state.
Address: $FE03
BIt 7
6
5
4
3
2
1
Bit 0
R
Read:
Write:
Reset:
BCFE
R
R
R
R
R
R
0
R
= Reserved
Figure 7-17. SIM Break Flag Control Register (SBFCR)
BCFE — Break clear flag enable bit
This read/write bit enables software to clear status bits by accessing
status registers while the MCU is in a break state. To clear status bits
during the break state, the BCFE bit must be set.
1 = Status bits clearable during break
0 = Status bits not clearable during break
General Release Specification
MC68HC908MR24 — Rev. 1.0
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 8. Cloc k Ge ne ra tor Mod ule (CGM)
8.1 Conte nts
8.2
8.3
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112
8.4
8.4.1
8.4.2
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113
Crystal Oscillator Circuit . . . . . . . . . . . . . . . . . . . . . . . . . .113
Phase-Locked Loop Circuit (PLL) . . . . . . . . . . . . . . . . . . .115
8.4.2.1
8.4.2.2
8.4.2.3
8.4.2.4
8.4.2.5
8.4.3
PLL Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115
Acquisition and Tracking Modes . . . . . . . . . . . . . . . . . .117
Manual and Automatic PLL Bandwidth Modes . . . . . . .117
Programming the PLL . . . . . . . . . . . . . . . . . . . . . . . . . .119
Special Programming Exceptions . . . . . . . . . . . . . . . . .120
Base Clock Selector Circuit. . . . . . . . . . . . . . . . . . . . . . . .120
8.4.4
CGM External Connections. . . . . . . . . . . . . . . . . . . . . . . .121
8.5
I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .123
Crystal Amplifier Input Pin (OSC1) . . . . . . . . . . . . . . . . . .123
Crystal Amplifier Output Pin (OSC2). . . . . . . . . . . . . . . . .123
External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . .123
8.5.1
8.5.2
8.5.3
8.5.4
8.5.5
8.5.6
8.5.7
8.5.8
PLL Analog Power Pin (V
) . . . . . . . . . . . . . . . . . . . . .123
DDA
Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . .123
Crystal Output Frequency Signal (CGMXCLK) . . . . . . . . .124
CGM Base Clock Output (CGMOUT) . . . . . . . . . . . . . . . .124
CGM CPU Interrupt (CGMINT) . . . . . . . . . . . . . . . . . . . . .124
8.6
CGM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125
PLL Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . .126
PLL Bandwidth Control Register . . . . . . . . . . . . . . . . . . . .128
PLL Programming Register (PPG) . . . . . . . . . . . . . . . . . .130
8.6.1
8.6.2
8.6.3
8.7
8.8
8.9
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .131
Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .132
CGM During Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .132
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
8.10 Acquisition/Lock Time Specifications . . . . . . . . . . . . . . . . . . .133
8.10.1
8.10.2
8.10.3
8.10.4
Acquisition/Lock Time Definitions . . . . . . . . . . . . . . . . . . .133
Parametric Influences on Reaction Time . . . . . . . . . . . . .134
Choosing a Filter Capacitor. . . . . . . . . . . . . . . . . . . . . . . .135
Reaction Time Calculation . . . . . . . . . . . . . . . . . . . . . . . .136
8.2 Introd uc tion
This section describes the clock generator module (CGM, Version A).
The CGM generates the crystal clock signal, CGMXCLK, which operates
at the frequency of the crystal. The CGM also generates the base clock
signal, CGMOUT, from which the system integration module (SIM)
derives the system clocks. CGMOUT is based on either the crystal clock
divided by two or the phase-locked loop (PLL) clock, CGMVCLK, divided
by two. The PLL is a frequency generator designed for use with crystals
or ceramic resonators. The PLL can generate an 8-MHz bus frequency
without using a 32-MHz crystal.
8.3 Fe a ture s
Features of the CGM include:
• Phase-locked loop with output frequency in integer multiples of the
crystal reference
• Programmable hardware voltage-controlled oscillator (VCO) for
low-jitter operation
• Automatic bandwidth control mode for low-jitter operation
• Automatic frequency lock detector
• CPU interrupt on entry or exit from locked condition
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Functional Description
8.4 Func tiona l De sc rip tion
The CGM consists of three major submodules:
• Crystal oscillator circuit — The crystal oscillator circuit generates
the constant crystal frequency clock, CGMXCLK.
• Phase-locked loop (PLL) — The PLL generates the
programmable VCO frequency clock, CGMVCLK.
• Base clock selector circuit — This software-controlled circuit
selects either CGMXCLK divided by two or the VCO clock,
CGMVCLK, divided by two as the base clock, CGMOUT. The SIM
derives the system clocks from CGMOUT.
Figure 8-1 shows the structure of the CGM.
8.4.1 Crysta l Osc illa tor Circ uit
The crystal oscillator circuit consists of an inverting amplifier and an
external crystal. The OSC1 pin is the input to the amplifier and the OSC2
pin is the output. The SIMOSCEN signal from the system integration
module (SIM) enables the crystal oscillator circuit.
The CGMXCLK signal is the output of the crystal oscillator circuit and
runs at a rate equal to the crystal frequency. CGMXCLK is then buffered
to produce CGMRCLK, the PLL reference clock.
CGMXCLK can be used by other modules which require precise timing
for operation. The duty cycle of CGMXCLK is not guaranteed to be 50%
and depends on external factors, including the crystal and related
external components.
An externally generated clock also can feed the OSC1 pin of the crystal
oscillator circuit. Connect the external clock to the OSC1 pin and let the
OSC2 pin float.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
CRYSTAL OSCILLATOR
OSC2
CGMXCLK
CGMOUT
TO SIM, SCI
TO SIM
CLOCK
SELECT
CIRCUIT
OSC1
A
B
÷2
S*
*When S = 1, CGMOUT = B
SIMOSCEN
CGMRDV
CGMRCLK
BCS
USER MODE
PTC3
V
CGMXFC
V
SS
DDA
VRS[7:4]
MONITOR MODE
VOLTAGE
CONTROLLED
OSCILLATOR
PHASE
DETECTOR
LOOP
FILTER
PLL ANALOG
CGMINT
LOCK
DETECTOR
BANDWIDTH
CONTROL
INTERRUPT
CONTROL
LOCK
AUTO
ACQ
PLLIE
PLLF
MUL[7:4]
CGMVDV
CGMVCLK
FREQUENCY
DIVIDER
Figure 8-1. CGM Block Diagram
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Functional Description
Addr.
Register Name
Bit 7
PLLIE
0
6
PLLF
R
5
PLLON
1
4
BCS
0
3
1
2
1
1
1
Bit 0
1
Read:
Write:
Reset:
PLL Control Register
$005C
R
1
R
1
R
1
R
(PCTL)
0
1
Read:
Write:
Reset:
LOCK
0
R
0
0
R
0
0
R
0
0
R
0
AUTO
0
ACQ
0
XLD
0
PLL Bandwidth Control Register
(PBWC)
$005D
$005E
R
0
Read:
Write:
Reset:
MUL7
MUL6
1
MUL5
1
MUL4
0
VRS7
0
VRS6
1
VRS5
1
VRS4
0
PLL Programming Register
(PPG)
0
R
= Reserved
Figure 8-2. CGM I/O Register Summary
8.4.2 Pha se -Loc ke d Loop Circ uit (PLL)
The PLL is a frequency generator that can operate in either acquisition
mode or tracking mode, depending on the accuracy of the output
frequency. The PLL can change between acquisition and tracking
modes either automatically or manually.
8.4.2.1 PLL Circ uits
The PLL consists of these circuits:
• Voltage-controlled oscillator (VCO)
• Modulo VCO frequency divider
• Phase detector
• Loop filter
• Lock detector
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
The operating range of the VCO is programmable for a wide range of
frequencies and for maximum immunity to external noise, including
supply and CGMXFC noise. The VCO frequency is bound to a range
from roughly one-half to twice the center-of-range frequency, fVRS
Modulating the voltage on the CGMXFC pin changes the frequency
within this range. By design, f is equal to the nominal center-of-range
.
VRS
frequency, f
, (4.9152 MHz) times a linear factor L, or (L)f
.
NOM
NOM
CGMRCLK is the PLL reference clock, a buffered version of CGMXCLK.
CGMRCLK runs at a frequency, fRCLK, and is fed to the PLL through a
buffer. The buffer output is the final reference clock, CGMRDV, running
at a frequency f
= f
.
RCLK
RDV
The VCO’s output clock, CGMVCLK, running at a frequency f
, is fed
VCLK
back through a programmable modulo divider. The modulo divider
reduces the VCO clock by a factor, N. The divider’s output is the VCO
feedback clock, CGMVDV, running at a frequency f
= f
/N. (See
VCLK
VDV
8.4.2.4 Programming the PLL for more information.)
The phase detector then compares the VCO feedback clock, CGMVDV,
with the final reference clock, CGMRDV. A correction pulse is generated
based on the phase difference between the two signals. The loop filter
then slightly alters the DC voltage on the external capacitor connected
to CGMXFC based on the width and direction of the correction pulse.
The filter can make fast or slow corrections depending on its mode,
described in 8.4.2.2 Acquisition and Tracking Modes. The value of the
external capacitor and the reference frequency determines the speed of
the corrections and the stability of the PLL.
The lock detector compares the frequencies of the VCO feedback clock,
CGMVDV, and the final reference clock, CGMRDV. Therefore, the
speed of the lock detector is directly proportional to the final reference
frequency, f
. The circuit determines the mode of the PLL and the lock
RDV
condition based on this comparison.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Functional Description
8.4.2.2 Ac q uisitio n a nd Tra c king Mo d e s
The PLL filter is manually or automatically configurable into one of two
operating modes:
• Acquisition mode — In acquisition mode, the filter can make large
frequency corrections to the VCO. This mode is used at PLL
startup or when the PLL has suffered a severe noise hit and the
VCO frequency is far off the desired frequency. When in
acquisition mode, the ACQ bit is clear in the PLL bandwidth
control register. (See 8.6.2 PLL Bandwidth Control Register.)
• Tracking mode — In tracking mode, the filter makes only small
corrections to the frequency of the VCO. PLL jitter is much lower
in tracking mode, but the response to noise is also slower. The
PLL enters tracking mode when the VCO frequency is nearly
correct, such as when the PLL is selected as the base clock
source. (See 8.4.3 Base Clock Selector Circuit.) The PLL is
automatically in tracking mode when not in acquisition mode or
when the ACQ bit is set.
8.4.2.3 Ma nua l a nd Auto m a tic PLL Ba nd wid th Mo d e s
The PLL can change the bandwidth or operational mode of the loop filter
manually or automatically.
In automatic bandwidth control mode (AUTO = 1), the lock detector
automatically switches between acquisition and tracking modes.
Automatic bandwidth control mode also is used to determine when the
VCO clock, CGMVCLK, is safe to use as the source for the base clock,
CGMOUT. (See 8.6.2 PLL Bandwidth Control Register.) If PLL
interrupts are enabled, the software can wait for a PLL interrupt request
and then check the LOCK bit. If interrupts are disabled, software can poll
the LOCK bit continuously (during PLL startup, usually) or at periodic
intervals. In either case, when the LOCK bit is set, the VCO clock is safe
to use as the source for the base clock. (See 8.4.3 Base Clock Selector
Circuit.) If the VCO is selected as the source for the base clock and the
LOCK bit is clear, the PLL has suffered a severe noise hit and the
software must take appropriate action, depending on the application.
(See 8.7 Interrupts for information and precautions on using interrupts.)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
These conditions apply when the PLL is in automatic bandwidth control
mode:
• The ACQ bit (see 8.6.2 PLL Bandwidth Control Register) is a
read-only indicator of the mode of the filter. (See 8.4.2.2
Acquisition and Tracking Modes.)
• The ACQ bit is set when the VCO frequency is within a certain
tolerance, ∆
, and is cleared when the VCO frequency is out of
TRK
a certain tolerance, ∆
. (See 8.10 Acquisition/Lock Time
UNT
Specifications for more information.)
• The LOCK bit is a read-only indicator of the locked state of the
PLL.
• The LOCK bit is set when the VCO frequency is within a certain
tolerance, ∆
, and is cleared when the VCO frequency is out of
Lock
a certain tolerance, ∆
. (See 8.10 Acquisition/Lock Time
UNL
Specifications for more information.)
• CPU interrupts can occur if enabled (PLLIE = 1) when the PLL’s
lock condition changes, toggling the LOCK bit. (See 8.6.1 PLL
Control Register.)
The PLL also may operate in manual mode (AUTO = 0). Manual mode
is used by systems that do not require an indicator of the lock condition
for proper operation. Such systems typically operate well below f
BUSMAX
and require fast startup. The following conditions apply when in manual
mode:
• ACQ is a writable control bit that controls the mode of the filter.
Before turning on the PLL in manual mode, the ACQ bit must be
clear.
• Before entering tracking mode (ACQ = 1), software must wait a
given time, tACQ (see 8.10 Acquisition/Lock Time
Specifications), after turning on the PLL by setting PLLON in the
PLL control register (PCTL).
• Software must wait a given time, t , after entering tracking mode
AL
before selecting the PLL as the clock source to CGMOUT
(BCS = 1).
• The LOCK bit is disabled.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Functional Description
• CPU interrupts from the CGM are disabled.
8.4.2.4 Pro g ra m m ing the PLL
The following procedure shows how to program the PLL.
NOTE: The round function in the following equations means that the real
number should be rounded to the nearest integer number.
1. Choose the desired bus frequency, fBUSDES
.
2. Calculate the desired VCO frequency (four times the desired bus
frequency).
f
= 4 × f
VCLKDES
BUSDES
3. Choose a practical PLL reference frequency, f
4. Select a VCO frequency multiplier, N.
.
RCLK
f
VCLKDES
N = round
-------------------------------
f
RCLK
5. Calculate and verify the adequacy of the VCO and bus
frequencies f
and f
.
VCLK
BUS
f
= N × f
VCLK
RCLK
f
= (f
) ⁄ 4
BUS
VCLK
6. Select a VCO linear range multiplier, L.
f
VCLK
L = round
------------------
f
NOM
where f
= 4.9152 MHz
NOM
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
7. Calculate and verify the adequacy of the VCO programmed
center-of-range frequency, f
.
VRS
f
= (L)f
VRS
NOM
8. Verify the choice of N and L by comparing f
to f
and
VCLK
VRS
f
. For proper operation, f
must be within the
VCLK
VCLKDES
application’s tolerance of f
, and f
must be as close as
VCLKDES
VRS
possible to f
.
VCLK
NOTE: Exceeding the recommended maximum bus frequency or VCO
frequency can crash the MCU.
9. Program the PLL registers accordingly:
a. In the upper four bits of the PLL programming register (PPG),
program the binary equivalent of N.
b. In the lower four bits of the PLL programming register (PPG),
program the binary equivalent of L.
8.4.2.5 Sp e c ia l Pro g ra m m ing Exc e p tio ns
The programming method described in 8.4.2.4 Programming the PLL
does not account for possible exceptions. A value of zero for N or L is
meaningless when used in the equations given. To account for these
exceptions:
• A zero value for N is interpreted exactly the same as a value of
one.
• A zero value for L disables the PLL and prevents its selection as
the source for the base clock. (See 8.4.3 Base Clock Selector
Circuit.)
8.4.3 Ba se Cloc k Se le c tor Circ uit
This circuit is used to select either the crystal clock, CGMXCLK, or the
VCO clock, CGMVCLK, as the source of the base clock, CGMOUT. The
two input clocks go through a transition control circuit that waits up to
three CGMXCLK cycles and three CGMVCLK cycles to change from
one clock source to the other. During this time, CGMOUT is held in
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Functional Description
stasis. The output of the transition control circuit is then divided by two
to correct the duty cycle. Therefore, the bus clock frequency, which is
one-half of the base clock frequency, is one-fourth the frequency of the
selected clock (CGMXCLK or CGMVCLK).
The BCS bit in the PLL control register (PCTL) selects which clock drives
CGMOUT. The VCO clock cannot be selected as the base clock source
if the PLL is not turned on. The PLL cannot be turned off if the VCO clock
is selected. The PLL cannot be turned on or off simultaneously with the
selection or deselection of the VCO clock. The VCO clock also cannot
be selected as the base clock source if the factor L is programmed to a
0. This value would set up a condition inconsistent with the operation of
the PLL, so that the PLL would be disabled and the crystal clock would
be forced as the source of the base clock.
8.4.4 CGM Exte rna l Conne c tions
In its typical configuration, the CGM requires seven external
components. Five of these are for the crystal oscillator and two are for
the PLL.
The crystal oscillator is normally connected in a Pierce oscillator
configuration, as shown in Figure 8-3. Figure 8-3 shows only the logical
representation of the internal components and may not represent actual
circuitry.
The oscillator configuration uses five components:
• Crystal, X
1
• Fixed capacitor, C
1
• Tuning capacitor, C (can also be a fixed capacitor)
2
• Feedback resistor, R
B
• Series resistor, R (optional)
S
The series resistor (R ) is included in the diagram to follow strict Pierce
S
oscillator guidelines and may not be required for all ranges of operation,
especially with high frequency crystals. Refer to the crystal
manufacturer’s data for more information.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
Figure 8-3 also shows the external components for the PLL:
• Bypass capacitor, CBYP
• Filter capacitor, CF
Routing should be done with great care to minimize signal cross talk and
noise. (See 8.10 Acquisition/Lock Time Specifications for routing
information and more information on the filter capacitor’s value and its
effects on PLL performance.)
SIMOSCEN
CGMXCLK
OSC1
OSC2
V
CGMXFC
V
DDA
SS
V
DD
CF
RS*
CBYP
RB
X
1
C1
C2
*RS can be 0 (shorted) when used with higher-frequency crystals. Refer to manufacturer’s data.
Figure 8-3. CGM External Connections
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
I/O Signals
8.5 I/ O Sig na ls
The following paragraphs describe the CGM input/output (I/O) signals.
8.5.1 Crysta l Am p lifie r Inp ut Pin (OSC1)
The OSC1 pin is an input to the crystal oscillator amplifier.
8.5.2 Crysta l Am p lifie r Outp ut Pin (OSC2)
The OSC2 pin is the output of the crystal oscillator inverting amplifier.
8.5.3 Exte rna l Filte r Ca p a c itor Pin (CGMXFC)
The CGMXFC pin is required by the loop filter to filter out phase
corrections. A small external capacitor is connected to this pin.
NOTE: To prevent noise problems, C should be placed as close to the
F
CGMXFC pin as possible, with minimum routing distances and no
routing of other signals across the C connection.
F
8.5.4 PLL Ana log Powe r Pin (V
)
DDA
V
V
is a power pin used by the analog portions of the PLL. Connect the
DDA
DDA
pin to the same voltage potential as the V pin.
DD
NOTE: Route V
carefully for maximum noise immunity and place bypass
DDA
capacitors as close as possible to the package.
8.5.5 Osc illa tor Ena b le Sig na l (SIMOSCEN)
The SIMOSCEN signal comes from the system integration module (SIM)
and enables the oscillator and PLL.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
8.5.6 Crysta l Outp ut Fre q ue nc y Sig na l (CGMXCLK)
CGMXCLK is the crystal oscillator output signal. It runs at the full speed
of the crystal (fXCLK) and comes directly from the crystal oscillator circuit.
Figure 8-3 shows only the logical relation of CGMXCLK to OSC1 and
OSC2 and may not represent the actual circuitry. The duty cycle of
CGMXCLK is unknown and may depend on the crystal and other
external factors. Also, the frequency and amplitude of CGMXCLK can be
unstable at startup.
8.5.7 CGM Ba se Cloc k Outp ut (CGMOUT)
CGMOUT is the clock output of the CGM. This signal goes to the SIM,
which generates the MCU clocks. CGMOUT is a 50% duty cycle clock
running at twice the bus frequency. CGMOUT is software programmable
to be either the oscillator output, CGMXCLK, divided by two or the VCO
clock, CGMVCLK, divided by two.
8.5.8 CGM CPU Inte rrup t (CGMINT)
CGMINT is the interrupt signal generated by the PLL lock detector.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
CGM Registers
8.6 CGM Re g iste rs
These registers control and monitor operation of the CGM:
• PLL control register (PCTL) (See 8.6.1 PLL Control Register.)
• PLL bandwidth control register (PBWC) (See 8.6.2 PLL
Bandwidth Control Register.)
• PLL programming register (PPG) ((See 8.6.3 PLL Programming
Register (PPG).)
Figure 8-4 is a summary of the CGM registers.
Addr.
Register Name
Bit 7
PLLIE
0
6
PLLF
R
5
PLLON
1
4
BCS
0
3
1
2
1
1
1
Bit 0
1
Read:
Write:
Reset:
PLL Control Register
$005C
R
1
R
1
R
1
R
(PCTL)
0
1
Read:
Write:
Reset:
LOCK
0
R
0
0
R
0
0
R
0
0
R
0
AUTO
0
ACQ
0
XLD
0
PLL Bandwidth Control Register
(PBWC)
$005D
$005E
R
0
Read:
Write:
Reset:
MUL7
MUL6
1
MUL5
1
MUL4
0
VRS7
0
VRS6
1
VRS5
1
VRS4
0
PLL Programming Register
(PPG)
0
R
= Reserved
NOTES:
1. When AUTO = 0, PLLIE is forced to logic 0 and is read-only.
2. When AUTO = 0, PLLF and LOCK read as logic 0.
3. When AUTO = 1, ACQ is read-only.
4. When PLLON = 0 or VRS[7:4] = $0, BCS is forced to logic 0 and is read-only.
5. When PLLON = 1, the PLL programming register is read-only.
6. When BCS = 1, PLLON is forced set and is read-only.
Figure 8-4. CGM I/O Register Summary
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
General Release Specification
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
8.6.1 PLL Control Re g iste r
The PLL control register contains the interrupt enable and flag bits, the
on/off switch, and the base clock selector bit.
Address: $005C
Bit 7
6
5
PLLON
1
4
BCS
0
3
1
2
1
1
1
Bit 0
1
Read:
Write:
Reset:
PLLF
PILLIE
R
R
1
R
1
R
1
R
0
0
1
R
= Reserved
Figure 8-5. PLL Control Register (PCTL)
PLLIE — PLL interrupt enable bit
This read/write bit enables the PLL to generate an interrupt request
when the LOCK bit toggles, setting the PLL flag, PLLF. When the
AUTO bit in the PLL bandwidth control register (PBWC) is clear,
PLLIE cannot be written and reads as logic 0. Reset clears the PLLIE
bit.
1 = PLL interrupts enabled
0 = PLL interrupts disabled
PLLF — PLL interrupt flag bit
This read-only bit is set whenever the LOCK bit toggles. PLLF
generates an interrupt request if the PLLIE bit also is set. PLLF
always reads as logic 0 when the AUTO bit in the PLL bandwidth
control register (PBWC) is clear. Clear the PLLF bit by reading the
PLL control register. Reset clears the PLLF bit.
1 = Change in lock condition
0 = No change in lock condition
NOTE: Do not inadvertently clear the PLLF bit. Any read or read-modify-write
operation on the PLL control register clears the PLLF bit.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
CGM Registers
PLLON — PLL on bit
This read/write bit activates the PLL and enables the VCO clock,
CGMVCLK. PLLON cannot be cleared if the VCO clock is driving the
base clock, CGMOUT (BCS = 1). (See 8.4.3 Base Clock Selector
Circuit.) Reset sets this bit so that the loop can stabilize as the MCU
is powering up.
1 = PLL on
0 = PLL off
BCS — Base clock select bit
This read/write bit selects either the crystal oscillator output,
CGMXCLK, or the VCO clock, CGMVCLK, as the source of the CGM
output, CGMOUT. CGMOUT frequency is one-half the frequency of
the selected clock. BCS cannot be set while the PLLON bit is clear.
After toggling BCS, it may take up to three CGMXCLK and three
CGMVCLK cycles to complete the transition from one source clock to
the other. During the transition, CGMOUT is held in stasis. (See 8.4.3
Base Clock Selector Circuit.) Reset clears the BCS bit.
1 = CGMVCLK divided by two drives CGMOUT
0 = CGMXCLK divided by two drives CGMOUT
NOTE: PLLON and BCS have built-in protection that prevents the base clock
selector circuit from selecting the VCO clock as the source of the base
clock if the PLL is off. Therefore, PLLON cannot be cleared when BCS
is set, and BCS cannot be set when PLLON is clear. If the PLL is off
(PLLON = 0), selecting CGMVCLK requires two writes to the PLL control
register. (See 8.4.3 Base Clock Selector Circuit.)
PCTL[3:0] — Unimplemented bits
These bits provide no function and always read as logic 1s.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
8.6.2 PLL Ba nd wid th Control Re g iste r
The PLL bandwidth control register:
• Selects automatic or manual (software-controlled) bandwidth
control mode
• Indicates when the PLL is locked
• In automatic bandwidth control mode, indicates when the PLL is in
acquisition or tracking mode
• In manual operation, forces the PLL into acquisition or tracking
mode
Address: $005D
Bit 7
6
5
ACQ
0
4
XLD
0
3
0
2
0
1
0
Bit 0
0
Read:
Write:
Reset:
LOCK
AUTO
R
R
0
R
0
R
0
R
0
0
0
R
= Reserved
Figure 8-6. PLL Bandwidth Control Register (PBWC)
AUTO — Automatic bandwidth control bit
This read/write bit selects automatic or manual bandwidth control.
When initializing the PLL for manual operation (AUTO = 0), clear the
ACQ bit before turning on the PLL. Reset clears the AUTO bit.
1 = Automatic bandwidth control
0 = Manual bandwidth control
LOCK — Lock indicator bit
When the AUTO bit is set, LOCK is a read-only bit that becomes set
when the VCO clock, CGMVCLK, is locked (running at the
programmed frequency). When the AUTO bit is clear, LOCK reads as
logic 0 and has no meaning. Reset clears the LOCK bit.
1 = VCO frequency correct or locked
0 = VCO frequency incorrect or unlocked
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
CGM Registers
ACQ — Acquisition mode bit
When the AUTO bit is set, ACQ is a read-only bit that indicates
whether the PLL is in acquisition mode or tracking mode. When the
AUTO bit is clear, ACQ is a read/write bit that controls whether the
PLL is in acquisition or tracking mode.
In automatic bandwidth control mode (AUTO = 1), the last-written
value from manual operation is stored in a temporary location and is
recovered when manual operation resumes. Reset clears this bit,
enabling acquisition mode.
1 = Tracking mode
0 = Acquisition mode
XLD — Crystal loss detect bit
When the VCO output, CGMVCLK, is driving CGMOUT, this
read/write bit can indicate whether the crystal reference frequency is
active or not. To check the status of the crystal reference, follow these
steps:
1. Write a logic 1 to XLD.
2. Wait N × 4 cycles. (N is the VCO frequency multiplier.)
3. Read XLD.
1 = Crystal reference is not active
0 = Crystal reference is active
The crystal loss detect function works only when the BCS bit is set,
selecting CGMVCLK to drive CGMOUT. When BCS is clear, XLD
always reads as logic 0.
PBWC[3:0] — Reserved for test
These bits enable test functions not available in user mode. To
ensure software portability from development systems to user
applications, software should write 0s to PBWC[3:0] whenever writing
to PBWC.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
8.6.3 PLL Prog ra m m ing Re g iste r (PPG)
The PLL programming register contains the programming information
for the modulo feedback divider and the programming information for the
hardware configuration of the VCO.
Address: $005E
Bit 7
MUL7
0
6
MUL6
1
5
MUL5
1
4
MUL4
0
3
VRS7
0
2
VRS6
1
1
VRS5
1
Bit 0
VRS4
0
Read:
Write:
Reset:
Figure 8-7. PLL Programming Register (PPG)
MUL[7:4] — Multiplier select bits
These read/write bits control the modulo feedback divider that selects
the VCO frequency multiplier, N. (See 8.4.2.1 PLL Circuits and
8.4.2.4 Programming the PLL.) A value of $0 in the multiplier select
bits configures the modulo feedback divider the same as a value of
$1. Reset initializes these bits to $6 to give a default multiply value
of 6.
Table 8-1. VCO Frequency Multiplier (N) Selection
MUL7:MUL6:MUL5:MUL4
VCO frequency multiplier (N)
0000
0001
0010
0011
1
1
2
3
1101
1110
1111
13
14
15
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Interrupts
NOTE: The multiplier select bits have built-in protection that prevents them from
being written when the PLL is on (PLLON = 1).
VRS[7:4] — VCO range select bits
These read/write bits control the hardware center-of-range linear
multiplier L, which controls the hardware center-of-range frequency
f
VRS. (See 8.4.2.1 PLL Circuits, 8.4.2.4 Programming the PLL, and
8.6.1 PLL Control Register.) VRS[7:4] cannot be written when the
PLLON bit in the PLL control register (PCTL) is set. (See 8.4.2.5
Special Programming Exceptions.) A value of $0 in the VCO range
select bits disables the PLL and clears the BCS bit in the PCTL. (See
8.4.3 Base Clock Selector Circuit and 8.4.2.5 Special
Programming Exceptions for more information.) Reset initializes
the bits to $6 to give a default range multiply value of 6.
NOTE: The VCO range select bits have built-in protection that prevents them
from being written when the PLL is on (PLLON = 1) and prevents
selection of the VCO clock as the source of the base clock (BCS = 1) if
the VCO range select bits are all clear.
The VCO range select bits must be programmed correctly. Incorrect
programming may result in failure of the PLL to achieve lock.
8.7 Inte rrup ts
When the AUTO bit is set in the PLL bandwidth control register (PBWC),
the PLL can generate a CPU interrupt request every time the LOCK bit
changes state. The PLLIE bit in the PLL control register (PCTL) enables
CPU interrupts from the PLL. PLLF, the interrupt flag in the PCTL,
becomes set whether interrupts are enabled or not. When the AUTO bit
is clear, CPU interrupts from the PLL are disabled and PLLF reads as
logic 0.
Software should read the LOCK bit after a PLL interrupt request to see
if the request was due to an entry into lock or an exit from lock. When the
PLL enters lock, the VCO clock, CGMVCLK, divided by two can be
selected as the CGMOUT source by setting BCS in the PCTL. When the
PLL exits lock, the VCO clock frequency is corrupt, and appropriate
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
precautions should be taken. If the application is not frequency-
sensitive, interrupts should be disabled to prevent PLL interrupt service
routines from impeding software performance or from exceeding stack
limitations.
NOTE: Software can select the CGMVCLK divided by two as the CGMOUT
source even if the PLL is not locked (LOCK = 0). Therefore, software
should make sure the PLL is locked before setting the BCS bit.
8.8 Wa it Mod e
The WAIT instruction puts the MCU in low power-consumption standby
mode.
The WAIT instruction does not affect the CGM. Before entering wait
mode, software can disengage and turn off the PLL by clearing the BCS
and PLLON bits in the PLL control register (PCTL). Less power-sensitive
applications can disengage the PLL without turning it off. Applications
that require the PLL to wake the MCU from wait mode also can deselect
the PLL output without turning off the PLL.
8.9 CGM During Bre a k Mod e
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. (See 7.7.4 SIM Break Flag Control
Register.)
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect the PLLF bit during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
the PLL control register during the break state without affecting the PLLF
bit.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Acquisition/Lock Time Specifications
8.10 Ac q uisition/ Loc k Tim e Sp e c ific a tions
The acquisition and lock times of the PLL are, in many applications, the
most critical PLL design parameters. Proper design and use of the PLL
ensures the highest stability and lowest acquisition/lock times.
8.10.1 Ac q uisition/ Loc k Tim e De finitions
Typical control systems refer to the acquisition time or lock time as the
reaction time, within specified tolerances, of the system to a step input.
In a PLL, the step input occurs when the PLL is turned on or when it
suffers a noise hit. The tolerance is usually specified as a percent of the
step input or when the output settles to the desired value plus or minus
a percent of the frequency change. Therefore, the reaction time is
constant in this definition, regardless of the size of the step input. For
example, consider a system with a 5% acquisition time tolerance. If a
command instructs the system to change from 0 Hz to 1 MHz, the
acquisition time is the time taken for the frequency to reach
1 MHz ±50 kHz. Fifty kHz = 5% of the 1-MHz step input. If the system is
operating at 1 MHz and suffers a –100-kHz noise hit, the acquisition time
is the time taken to return from 900 kHz to 1 MHz ±5 kHz. Five kHz = 5%
of the 100-kHz step input.
Other systems refer to acquisition and lock times as the time the system
takes to reduce the error between the actual output and the desired
output to within specified tolerances. Therefore, the acquisition or lock
time varies according to the original error in the output. Minor errors may
not even be registered. Typical PLL applications prefer to use this
definition because the system requires the output frequency to be within
a certain tolerance of the desired frequency regardless of the size of the
initial error.
The discrepancy in these definitions makes it difficult to specify an
acquisition or lock time for a typical PLL. Therefore, the definitions for
acquisition and lock times for this module are:
• Acquisition time, t
, is the time the PLL takes to reduce the error
ACQ
between the actual output frequency and the desired output
frequency to less than the tracking mode entry tolerance, ∆
.
TRK
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
Acquisition time is based on an initial frequency error,
(f – f )/f , of not more than ±100%. In automatic
DES
ORIG DES
bandwidth control mode (see 8.4.2.3 Manual and Automatic PLL
Bandwidth Modes), acquisition time expires when the ACQ bit
becomes set in the PLL bandwidth control register (PBWC).
• Lock time, t
, is the time the PLL takes to reduce the error
Lock
between the actual output frequency and the desired output
frequency to less than the lock mode entry tolerance, ∆ . Lock
Lock
time is based on an initial frequency error, (f
– f
)/fDES, of
DES
ORIG
not more than ±100%. In automatic bandwidth control mode, lock
time expires when the LOCK bit becomes set in the PLL
bandwidth control register (PBWC). (See 8.4.2.3 Manual and
Automatic PLL Bandwidth Modes.)
Obviously, the acquisition and lock times can vary according to how
large the frequency error is and may be shorter or longer in many cases.
8.10.2 Pa ra m e tric Influe nc e s on Re a c tion Tim e
Acquisition and lock times are designed to be as short as possible while
still providing the highest possible stability. These reaction times are not
constant, however. Many factors directly and indirectly affect the
acquisition time.
The most critical parameter which affects the reaction times of the PLL
is the reference frequency, f
. This frequency is the input to the phase
RDV
detector and controls how often the PLL makes corrections. For stability,
the corrections must be small compared to the desired frequency, so
several corrections are required to reduce the frequency error.
Therefore, the slower the reference the longer it takes to make these
corrections. This parameter is also under user control via the choice of
crystal frequency, f
.
XCLK
Another critical parameter is the external filter capacitor. The PLL
modifies the voltage on the VCO by adding or subtracting charge from
this capacitor. Therefore, the rate at which the voltage changes for a
given frequency error (thus change in charge) is proportional to the
capacitor size. The size of the capacitor also is related to the stability of
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Acquisition/Lock Time Specifications
the PLL. If the capacitor is too small, the PLL cannot make small enough
adjustments to the voltage and the system cannot lock. If the capacitor
is too large, the PLL may not be able to adjust the voltage in a
reasonable time. (See 8.10.3 Choosing a Filter Capacitor.)
Also important is the operating voltage potential applied to V
. The
DDA
power supply potential alters the characteristics of the PLL. A fixed value
is best. Variable supplies, such as batteries, are acceptable if they vary
within a known range at very slow speeds. Noise on the power supply is
not acceptable, because it causes small frequency errors which
continually change the acquisition time of the PLL.
Temperature and processing also can affect acquisition time because
the electrical characteristics of the PLL change. The part operates as
specified as long as these influences stay within the specified limits.
External factors, however, can cause drastic changes in the operation of
the PLL. These factors include noise injected into the PLL through the
filter capacitor, filter capacitor leakage, stray impedances on the circuit
board, and even humidity or circuit board contamination.
8.10.3 Choosing a Filte r Ca p a c itor
As described in 8.10.2 Parametric Influences on Reaction Time, the
external filter capacitor, CF, is critical to the stability and reaction time of
the PLL. The PLL is also dependent on reference frequency and supply
voltage. The value of the capacitor must, therefore, be chosen with
supply potential and reference frequency in mind. For proper operation,
the external filter capacitor must be chosen according to this equation:
V
DDA
C
= C
-----------------
FACT
f
F
RDV
For acceptable values of C
, see 8.10 Acquisition/Lock Time
FACT
Specifications. For the value of V
, choose the voltage potential at
DDA
which the MCU is operating. If the power supply is variable, choose a
value near the middle of the range of possible supply values.
This equation does not always yield a commonly available capacitor
size, so round to the nearest available size. If the value is between two
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
different sizes, choose the higher value for better stability. Choosing the
lower size may seem attractive for acquisition time improvement, but the
PLL can become unstable. Also, always choose a capacitor with a tight
tolerance (±20% or better) and low dissipation.
8.10.4 Re a c tion Tim e Ca lc ula tion
The actual acquisition and lock times can be calculated using the
equations here. These equations yield nominal values under these
conditions:
• Correct selection of filter capacitor, C (See 8.10.3 Choosing a
F
Filter Capacitor.)
• Room temperature operation
• Negligible external leakage on CGMXFC
• Negligible noise
The K factor in the equations is derived from internal PLL parameters.
K
K
is the K factor when the PLL is configured in acquisition mode, and
is the K factor when the PLL is configured in tracking mode. (See
ACQ
TRK
8.4.2.2 Acquisition and Tracking Modes.)
V
DDA
8
t
=
----------------- -----------------
ACQ
f
K
RDV
ACQ
V
DDA
4
t
=
----------------- ----------------
AL
f
K
RDV
TRK
t
= t
+ t
ACQ AL
LOCK
Note the inverse proportionality between the lock time and the reference
frequency.
In automatic bandwidth control mode, the acquisition and lock times are
quantized into units based on the reference frequency. (See 8.4.2.3
Manual and Automatic PLL Bandwidth Modes.) A certain number of
clock cycles, n
, is required to ascertain that the PLL is within the
ACQ
tracking mode entry tolerance, ∆
, before exiting acquisition mode. A
TRK
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
Acquisition/Lock Time Specifications
certain number of clock cycles, n
, is required to ascertain that the
TRK
PLL is within the lock mode entry tolerance, ∆
. Therefore, the
Lock
acquisition time, t
, is an integer multiple of n
/f
, and the
ACQ RDV
ACQ
acquisition to lock time, t , is an integer multiple of n
/f
. Also,
AL
TRK RDV
since the average frequency over the entire measurement period must
be within the specified tolerance, the total time usually is longer than
t
LOCK as calculated above.
In manual mode, it is usually necessary to wait considerably longer than
before selecting the PLL clock (see 8.4.3 Base Clock Selector
t
Lock
Circuit) because the factors described in 8.10.2 Parametric Influences
on Reaction Time may slow the lock time considerably.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Cloc k Ge ne ra tor Mod ule (CGM)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 9. Pulse Wid th Mod ula tor for Motor Control
(PWMMC)
9.1 Conte nts
9.2
9.3
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .140
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .141
9.4
9.4.1
9.4.2
Time Base. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143
Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143
Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
9.5
9.5.1
9.5.2
PWM Generators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
Load Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145
PWM Data Overflow and Underflow Conditions . . . . . . . .150
9.6
9.6.1
Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .150
Selecting Six Independent PWMs or Three
Complementary PWM Pairs. . . . . . . . . . . . . . . . . . . . .150
Dead-Time Insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . .152
Top/Bottom Correction with Motor Phase
9.6.2
9.6.3
Current Polarity Sensing . . . . . . . . . . . . . . . . . . . . . . .156
Output Polarity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .161
Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .162
9.6.4
9.6.5
9.7
9.7.1
9.7.1.1
9.7.1.2
9.7.1.3
9.7.2
Fault Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .164
Fault Condition Input Pins . . . . . . . . . . . . . . . . . . . . . . . . .169
Fault Pin Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170
Automatic Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170
Manual Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .171
Software Output Disable . . . . . . . . . . . . . . . . . . . . . . . . . .173
Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .173
9.7.3
9.8
9.9
Initialization and the PWMEN Bit . . . . . . . . . . . . . . . . . . . . . .174
PWM Operation in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . .175
9.10 PWM Operation in Break Mode . . . . . . . . . . . . . . . . . . . . . . .176
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.11 Control Logic Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .177
9.11.1
9.11.2
9.11.3
9.11.4
9.11.5
9.11.6
9.11.7
9.11.8
9.11.9
PWM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .177
PWM Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .178
PWM X Value Registers . . . . . . . . . . . . . . . . . . . . . . . . . .179
PWM Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . .180
PWM Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . .182
Dead-Time Write-Once Register. . . . . . . . . . . . . . . . . . . .184
PWM Disable Mapping Write-Once Register . . . . . . . . . .185
Fault Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .185
Fault Status Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . .188
9.11.10 Fault Acknowledge Register . . . . . . . . . . . . . . . . . . . . . . .190
9.11.11 PWM Output Control Register. . . . . . . . . . . . . . . . . . . . . .191
9.12 PWM Glossary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .192
9.2 Introd uc tion
This section describes the pulse width modulator for motor control
(PWMMC, version A). The MC68HC908MR24 PWM module can
generate three complementary PWM pairs or six independent PWM
signals. These PWM signals can be center-aligned or edge-aligned. A
block diagram of the PWM module is shown in Figure 9-1.
A12-bit timer PWM counter is common to all six channels. PWM
resolution is one clock period for edge-aligned operation and two clock
periods for center-aligned operation. The clock period is dependent on
the internal operating frequency (f ) and a programmable prescaler.
op
The highest resolution for edge-aligned operation is 125 ns
(f = 8 MHz). The highest resolution for center-aligned operation is
op
250 ns (f = 8 MHz).
op
When generating complementary PWM signals, the module features
automatic dead-time insertion to the PWM output pairs and transparent
toggling of PWM data based upon sensed motor phase current polarity.
A summary of the PWM registers is shown in Table 9-1.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Features
9.3 Fe a ture s
Features of the PWMMC include the following:
• Three complimentary pwm pairs or six independent pwm signals
• Edge-aligned PWM signals or center-aligned PWM signals
• PWM signal polarity control
• 20 mA current sink capability on PWM pins
• Manual PWM output control through software
• Programmable fault protection
• Complimentary Mode also features
– Dead-time insertion
– Separate top/bottom pulse width correction via current sensing
or programmable software bits
8
CPU BUS
PWM1PIN
PWM CHANNELS 1 & 2
PWM2PIN
PWM3PIN
PWM CHANNELS 3 & 4
PWM4PIN
PWM5PIN
PWM CHANNELS 5 & 6
PWM6PIN
FAULT
4
INTERRUPT
PINS
12
TIME BASE
3
COIL CURRENT
POLARITY PINS
Figure 9-1. PWM Module Block Diagram
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
Table 9-1. Register Summary
Add.
$0020
$0021
$0022
$0023
$0024
$0025
$0026
$0027
$0028
Register Name
PWM Control Register 1 (PCTL1)
PWM Control Register 2 (PCTL2)
Fault Control Register (FCR)
Bit 7
6
5
4
3
2
1
Bit 0
DISY PWMINT PWMF ISENS1 ISENS0 LDOK PWMEN
IPOL1 IPOL2 IPOL3 PRSC1 PRSC0
DISX
LDFQ1 LDFQ0
FINT4 FMODE4 FINT3 FMODE3 FINT2 FMODE2 FINT1 FMODE1
FPIN4 FFLAG4 FPIN3 FFLAG3 FPIN2 FFLAG2 FPIN1 FFLAG1
Fault Status Register (FSR)
Fault Acknowledge Register (FTACK)
PWM Output Control (PWMOUT)
PWM Counter Register High (PCNTH)
PWM Counter Register Low (PCNTL)
PWM Counter Modulo Register High (PMODH)
FTACK4
FTACK3
OUT5
FTACK2
OUT3
10
FTACK1
OUT1
Bit 8
OUTCTL OUT6
OUT4
11
OUT2
9
1
9
Bit 7
6
5
4
3
2
Bit 0
11
10
Bit 8
PWM Counter Modulo Register Low (PMODL)
PWM 1 Value Register High (PVAL1H)
PWM 1 Value Register Low (PVAL1L)
PWM 2 Value Register High (PVAL2H)
PWM 2 Value Register Low (PVAL2L)
PWM 3 Value Register High (PVAL3H)
PWM 3 Value Register Low (PVAL3L)
PWM 4 Value Register High (PVAL4H)
PWM 4 Value Register Low (PVAL4L)
PWM 5 Value Register High (PVAL5H)
PWM 5 Value Register Low (PVAL5L)
PWM 6 Value Register High (PVAL6H)
PWM 6 Value Register Low (PVAL6L)
Dead Timer Write-Once Register (DEADTM)
$0029
$002A
$002B
$002C
$002D
$002E
$002F
$0030
$0031
$0032
$0033
$0034
$0035
$0036
Bit 7
Bit 15
Bit 7
Bit 15
Bit 7
Bit 15
Bit 7
Bit 15
Bit 7
Bit 15
Bit 7
Bit 15
Bit 7
Bit 7
6
14
6
5
13
5
4
12
4
3
11
3
2
10
2
1
9
1
9
1
9
1
9
1
9
1
9
1
1
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 0
14
6
13
5
12
4
11
3
10
2
14
6
13
5
12
4
11
3
10
2
14
6
13
5
12
4
11
3
10
2
14
6
13
5
12
4
11
3
10
2
14
6
13
5
12
4
11
3
10
2
6
5
4
3
2
PWM Disable Mapping Write-Once
Register (DISMAP)
$0037
Bit 7
6
5
4
3
2
1
Bit 0
= Unimplemented
Bold = Buffered
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Time Base
9.4 Tim e Ba se
Refer to the following subsections for a discussion of the time base.
9.4.1 Re solution
In center-aligned mode, a 12-bit up/down counter is used to create the
PWM period. Therefore, the PWM resolution in center-aligned mode is
two clocks (highest resolution is 250 ns @ f = 8 MHz) as shown in
op
Figure 9-2. The up/down counter uses the value in the timer modulus
register to determine its maximum count. The PWM period will equal:
[(timer modulus) x (PWM clock period) x 2].
UP/DOWN COUNTER
MODULUS = 4
PERIOD = 8 x (PWM CLOCK PERIOD)
PWM = 0
PWM = 1
PWM = 2
PWM = 3
PWM = 4
Figure 9-2. Center-Aligned PWM (Positive Polarity)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
For edge-aligned mode, a 12-bit up-only counter is used to create the
PWM period. Therefore, the PWM resolution in edge-aligned mode is
one clock (highest resolution is125 ns @ f = 8 MHz) as shown in
op
Figure 9-3. Again, the timer modulus register is used to determine the
maximum count. The PWM period will equal: [(timer modulus) x (PWM
clock period)].
Center-aligned operation versus edge-aligned operation is determined
by the option EDGE. See 5.3 Functional Description.
UP-ONLY COUNTER
MODULUS = 4
PERIOD = 4 x (PWM
CLOCK PERIOD)
PWM = 0
PWM = 1
PWM = 2
PWM = 3
PWM = 4
Figure 9-3. Edge-Aligned PWM (Positive Polarity)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
PWM Generators
9.4.2 Pre sc a le r
To permit lower PWM frequencies, a prescaler is provided which will
divide the PWM clock frequency by 1, 2, 4, or 8. Table 9-2 shows how
setting the prescaler bits in PWM control register 2 affects the PWM
clock frequency. This prescaler is buffered and will not be used by the
PWM generator until the LDOK bit is set and a new PWM reload-cycle
begins.
Table 9-2. PWM Prescaler
Prescaler bits
PWM clock frequency
PRSC1:PRSC0
00
01
10
11
f
op
f /2
op
f /4
op
f /8
op
9.5 PWM Ge ne ra tors
Pulse width modulator (PWM) generators are discussed in the following
subsections.
9.5.1 Loa d Op e ra tion
To help avoid erroneous pulse widths and PWM periods, the modulus,
prescaler, and PWM value registers are buffered. New PWM values,
counter modulus values, and prescalers can be loaded from their buffers
into the PWM module every one, two, four, or eight PWM cycles.
LDFQ1:LDFQ0 in PWM control register 2 are used to control this reload
frequency, as shown in Table 9-3. When a reload cycle arrives,
regardless of whether an actual reload occurs (as determined by the
LDOK bit), the PWM reload flag bit in PWM control register 1 will be set.
If the PWMINT bit in PWM control register 1 is set, a CPU interrupt
request will be generated when PWMF is set. Software can use this
interrupt to calculate new PWM parameters in real time for the PWM
module.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
Table 9-3. PWM Reload Frequency
Reload frequency bits
PWM reload frequency
LDFQ1:LDFQ0
00
01
10
11
Every PWM cycle
Every 2 PWM cycles
Every 4 PWM cycles
Every 8 PWM cycles
For ease of software, the LDFQx bits are buffered. When the LDFQx bits
are changed, the reload frequency will not change until the previous
reload cycle is completed. See Figure 9-4.
NOTE: When reading the LDFQx bits, the value is the buffered value (for
example, not necessarily the value being acted upon).
RELOAD
RELOAD
RELOAD
RELOAD RELOAD RELOAD RELOAD
CHANGE RELOAD
FREQUENCY TO
EVERY 4 CYCLES
CHANGE RELOAD
FREQUENCY TO
EVERY CYCLE
Figure 9-4. Reload Frequency Change
PWMINT enables CPU interrupt requests as shown in Figure 9-5. When
this bit is set, CPU interrupt requests are generated when the PWMF bit
is set. When the PWMINT bit is clear, PWM interrupt requests are
inhibited. PWM reloads will still occur at the reload rate, but no interrupt
requests will be generated.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
PWM Generators
READ PWMF AS 1,
WRITE PWMF AS 0
OR
RESET
V
DD
RESET
LATCH
PWMF
CPU INTERRUPT
REQUEST
D
PWMINT
PWM RELOAD
CK
Figure 9-5. PWM Interrupt Requests
To prevent a partial reload of PWM parameters from occurring while the
software is still calculating them, an interlock bit controlled from software
is provided. This bit informs the PWM module that all the PWM
parameters have been calculated, and it is “okay” to use them. A new
modulus, prescaler, and/or PWM value cannot be loaded into the PWM
module until the LDOK bit in PWM control register 1 is set. When the
LDOK bit is set, these new values are loaded into a second set of
registers and used by the PWM generator at the beginning of the next
PWM reload cycle as shown in Figure 9-6, Figure 9-7, Figure 9-8, and
Figure 9-9. After these values are loaded, the LDOK bit is cleared.
NOTE: When the PWM module is enabled (via the PWMEN bit), a load will occur
if the LDOK bit is set. Even if it is not set, an interrupt will occur if the
PWMINT bit is set. To prevent this, the software should clear the
PWMINT bit before enabling the PWM module.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE)
UP/DOWN
COUNTER
LDOK = 1
MODULUS = 3
PWM VALUE= 2
PWMF SET
LDOK = 1
LDOK = 0
MODULUS = 3
PWM VALUE= 2
PWMF SET
LDOK = 0
MODULUS = 3
PWM VALUE= 1
PWMF SET
MODULUS = 3
PWM VALUE= 1
PWMF SET
PWM
Figure 9-6. Center-Aligned PWM Value Loading
LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE)
UP/DOWN
COUNTER
LDOK = 1
LDOK = 1
MODULUS = 3
PWM VALUE= 1
PWMF SET
LDOK = 1
MODULUS = 2
PWMVALUE= 1
PWMF SET
LDOK = 1
MODULUS = 1
PWM VALUE= 1
PWMF SET
LDOK = 0
MODULUS = 2
PWM VALUE = 1
PWMF SET
MODULUS = 2
PWM VALUE= 1
PWMF SET
PWM
Figure 9-7. Center-Aligned Loading of Modulus
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
PWM Generators
LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE)
UP-ONLY
COUNTER
LDOK = 1
MODULUS = 3
LDOK = 0
MODULUS = 3
LDOK = 1
MODULUS = 3
LDOK = 0
MODULUS = 3
LDOK = 0
MODULUS = 3
PWM VALUE= 2. PWM VALUE = 2 PWM VALUE = 1 PWM VALUE = 1
PWM VALUE= 1.
PWMF SET
PWMF SET
PWMF SET
PWMF SET
PWMF SET
PWM
Figure 9-8. Edge-Aligned PWM Value Loading
LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE)
UP-ONLY
COUNTER
LDOK = 1
LDOK = 1
MODULUS = 4
PWM VALUE = 2
PWMF SET
LDOK = 1
LDOK = 0
MODULUS = 3
PWM VALUE= 2
PWMF SET
MODULUS = 2 MODULUS = 1
PWM VALUE = 2 PWM VALUE= 2
PWMF SET
PWMF SET
PWM
Figure 9-9. Edge-Aligned Modulus Loading
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.5.2 PWM Da ta Ove rflow a nd Und e rflow Cond itions
The PWM value registers are 16-bit registers. Although the counter is
only 12 bits, the user may write a 16-bit signed value to a PWM value
register. As shown in Figure 9-2 and Figure 9-3, if the PWM value is
less than or equal to zero, the PWM will be inactive for the entire period.
Conversely, if the PWM value is greater than or equal to the timer
modulus, the PWM will be active for the entire period. Refer to Table 9-4.
NOTE: The terms “active” and “inactive” refer to the asserted and negated
states of the PWM signals and should not be confused with the high
impedance state of the PWM pins.
Table 9-4. PWM Data Overflow and Underflow Conditions
PWMVALxH:PWMVALxL
$0000 – $0FFF
Condition
Normal
PWM value uUsed
Per registers contents
$FFF
$1000 – $7FFF
Overflow
Underflow
$8000 – $FFFF
$000
9.6 Outp ut Control
The following subsections discuss output control.
9.6.1 Se le c ting Six Ind e p e nd e nt PWMs or Thre e Com p le m e nta ry PWM Pa irs
The PWM outputs can be configured as six independent PWM channels
or three complementary channel pairs. The option INDEP determines
which mode is used (see 5.3 Functional Description). If
complementary operation is chosen, the PWM pins are paired as shown
in Figure 9-10. Operation of one pair is then determined by one PWM
value register. This type of operation is meant for use in motor drive
circuits such as the one in Figure 9-11.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
PWM1 PIN
PWMS 1 & 2
PWM VALUE REG.
PWM VALUE REG.
PWM VALUE REG.
PWM2 PIN
PWM3 PIN
PWM4 PIN
PWMS 3 & 4
PWMS 5 & 6
PWM5 PIN
PWM6 PIN
Figure 9-10. Complementary Pairing
PWM
3
PWM
1
PWM
5
TO
AC
MOTOR
INPUTS
PWM
2
PWM
4
PWM
6
Figure 9-11. Typical AC Motor Drive
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
When complementary operation is used, two additional features are
provided:
• Dead-time insertion
• Separate top/bottom pulse width correction to correct for
distortions caused by the motor drive characteristics.
If independent operation is chosen, each PWM has its own PWM value
register.
9.6.2 De a d -Tim e Inse rtion
As shown in Figure 9-11, in complementary mode, each PWM pair can
be used to drive top-side/bottom-side transistors.
When controlling DC-to-AC inverters such as this, the top and bottom
PWMs in one pair should never be active at the same time. In Figure 9-
11, if PWM1 and PWM2 were on at the same time, large currents would
flow through the two transistors as they discharge the bus capacitor. The
IGBTs could be weakened or destroyed.
Simply forcing the two PWMs to be inversions of each other is not always
sufficient. Since a time delay is associated with turning off the transistors
in the motor drive, there must be a “dead-time” between the deactivation
of one PWM and the activation of the other.
A dead-time can be specified in the dead-time write-once register. This
8-bit value specifies the number of CPU clock cycles to use for the dead-
time. The dead-time is not affected by changes in the PWM period
caused by the prescaler.
Dead-time insertion is achieved by feeding the top PWM outputs of the
PWM generator into dead-time generators, as shown in Figure 9-12.
Current sensing determines which PWM value of a PWM generator pair
to use for the TOP PWM in the next PWM cycle. (See 9.6.3 Top/Bottom
Correction with Motor Phase Current Polarity Sensing.) When
output control is enabled, the odd OUT bits, rather than the PWM
generator outputs, are fed into the dead-time generators. (See 9.6.5
Output Port Control.)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
P
P
P
P
P
PW 6M
P O L A R I T Y / O U T P U T D R I V E
F A U L T
T
O
T
(
(
(
(
(
(
B
B
B
G E N E R A T I
T O P / B O T T O
G E N E R A T I O N
T O P / B O T T O M
G E N E R A T I O N
T O P / B O T T O M
D E A D T I M
D E A D T I M E R
D E A D T I M E R
O U T 1
O U T 3
O U T 5
O U T C T L
C U R R E N T S E N S I N G
P W M G E N < 1 : 6 >
P W M G E N E R A T O R
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
Whenever an input to a dead-time generator transitions, a dead-time is
inserted (for example, both PWMs in the pair are forced to their inactive
state). The BOTTOM PWM signal is generated from the TOP PWM and
the dead-time. In the case of output control enabled, the odd OUTx bits
control the top PWMs, the even OUTx bits control the bottom PWMs with
respect to the odd OUTx bits. (See Table 9-7.) Figure 9-13 shows the
effects of the dead-time insertion.
As seen in Figure 9-13, some pulse width distortion occurs when the
dead-time is inserted. The active pulse widths are reduced. For
example, in Figure 9-13, when the PWM value register is equal to two,
the ideal waveform (with no dead-time) has pulse widths equal to four.
However, the actual pulse widths shrink to two after a dead-time of two
was inserted. In this example, with the prescaler set to divide by one and
center-aligned operation selected, this distortion can be compensated
for by adding or subtracting half the dead-time value to or from the PWM
register value. This correction is further described in 9.6.3 Top/Bottom
Correction with Motor Phase Current Polarity Sensing.
Further examples of dead-time insertion are shown in Figure 9-14 and
Figure 9-15. Figure 9-14 shows the effects of dead-time insertion at the
duty cycle boundaries (near 0% and 100% duty cycles). Figure 9-15
shows the effects of dead-time insertion on pulse widths smaller than the
dead-time.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
UP/DOWN COUNTER
MODULUS = 4
PWM VALUE = 2
PWM VALUE = 3
PWM VALUE = 2
PWM1 W/
NO DEAD-TIME
PWM2 W/
NO DEAD-TIME
PWM1 W/
DEAD-TIME=2
2
2
2
2
PWM2 W/
DEAD-TIME=2
2
2
Figure 9-13. Effects of Dead-Time Insertion
UP/DOWN COUNTER
MODULUS = 3
PWM VALUE = 1
PWM VALUE = 1
PWM VALUE = 3
PWM VALUE = 3
PWM1 W/
NO DEAD-TIME
PWM2 W/
NO DEAD-TIME
PWM1 W/
DEAD-TIME = 2
2
2
PWM2 W/
2
2
DEAD-TIME = 2
Figure 9-14. Dead-Time at Duty Cycle Boundaries
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
UP/DOWN COUNTER
MOUDULUS = 3
PWM VALUE = 2
PWM VALUE = 3
PWM VALUE = 2
PWM VALUE= 1
PWM1 W/
NO DEAD TIME
PWM2 W/
NO DEAD TIME
PWM1 W/
DEAD TIME = 3
3
3
3
PWM2 W/
DEAD TIME = 3
3
3
3
Figure 9-15. Dead-Time and Small Pulse Widths
9.6.3 Top / Bottom Corre c tion with Motor Pha se Curre nt Pola rity Se nsing
Ideally, when complementary pairs are used, the PWM pairs are
inversions of each other, as shown in Figure 9-16. When PWM1 is
active, PWM2 is inactive, and vice versa. In this case, the motor terminal
voltage is never allowed to float and is strictly controlled by the PWM
waveforms.
However, when dead-time is inserted, the motor voltage is allowed to
float momentarily during the dead-time interval, creating a distortion in
the motor current waveform. This distortion is aggravated by dissimilar
turn-on and turn-off delays of each of the transistors.
For a typical motor drive inverter as shown in Figure 9-11, for a given
top/bottom transistor pair, only one of the transistors will be effective in
controlling the output voltage at any given time depending on the
direction of the motor current for that pair. To achieve distortion
correction, one of two different correction factors must be added to the
desired PWM value, depending on whether the top or bottom transistor
is controlling the output voltage. Therefore, the software is responsible
for calculating both compensated PWM values and placing them in an
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
odd/even PWM register pair. By supplying the PWM module with
information regarding which transistor (top or bottom) is controlling the
output voltage at any given time (for instance, the current polarity for that
motor phase), the PWM module selects either the odd or even
numbered PWM value register to be used by the PWM generator.
Current sensing or programmable software bits are then used to
determine which PWM value to use. If the current sensed at the motor
for that PWM pair is positive (voltage on current pin ISx is low) or bit
IPOLx in PWM Control Register 2 is low, the top PWM value is used for
the PWM pair. Likewise, if the current sensed at the motor for that PWM
pair is negative (voltage on current pin ISx is high) or bit IPOLx in PWM
control register 2 is high, the bottom PWM value is used. See
Table 9-5.
UP/DOWN COUNTER
MODULUS = 4
PWM1
PWM VALUE = 1
PWM2
PWM3
PWM VALUE = 2
PWM4
PWM5
PWM VALUE = 3
PWM6
Figure 9-16. Ideal Complementary Operation (Dead-Time = 0)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
NOTE: This text assumes the user will provide current sense circuitry which
causes the voltage at the corresponding input pin to be low for positive
current and high for negative current. See Figure 9-17 for current
convention. In addition, it assumes the top PWMs are PWMs 1, 3, and 5
while the bottom PWMs are PWMs 2, 4, and 6.
Table 9-5. Current Sense Pins
Voltage on
current sense pin
or IPOLx bit
Current sense pin
or bit
PWM Value
register used
PWMs affected
IS1 or IPOL1
IS1 or IPOL1
IS2 or IPOL2
IS2 or IPOL2
IS3 or IPOL3
IS3 or IPOL3
Logic 0
Logic 1
Logic 0
Logic 1
Logic 0
Logic 1
PWM value reg. 1
PWM value reg. 2
PWM value reg. 3
PWM value reg. 4
PWM value reg. 5
PWM value reg. 6
PWMs 1 & 2
PWMs 1 & 2
PWMs 3 & 4
PWMs 3 & 4
PWMs 5 & 6
PWMs 5 & 6
I+
I-
Figure 9-17. Current Convention
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
To allow for correction based on different current sensing methods, or
correction controlled by software, the ISENS1:ISENS0 bits in PWM
control register 1 are provided to choose the correction method. These
bits provide correction according to Table 9-6.
Table 9-6. Correction Methods
Current correction bits
Correction method
ISENS1:ISENS0
00
Bits IPOL1, IPOL2, and IPOL3 used for correction.
01
Current sensing on pins IS1, IS2, and IS3 occurs
during the dead-time.
10
Current sensing on pins IS1, IS2, and IS3 occurs at
11
the half cycle in center-aligned mode and at the
end of the cycle in edge-aligned mode.
If correction is to be done in software or is not necessary, setting
ISENS1:ISENS0 = 00 or = 01 causes the correction to be based on bits
IPOL1, IPOL2, and IPOL3 in PWM control register 2. If correction is not
required, the user can initialize the IPOLx bits and then only load one
PWM value register per PWM pair.
To allow the user to use a current sense scheme based upon sensed
phase voltage during dead-time, setting ISENS1:ISENS0 = 10 causes
the polarity of the Ix pin to be latched when both the top and bottom
PWMs are off (for example, during the dead-time). At the 0% and 100%
duty cycle boundaries, there is no dead-time so no new current value is
sensed.
To accommodate other current sensing schemes, setting
ISENS1:ISENS0 = 11 causes the polarity of the current sense pin to be
latched half-way into the PWM cycle in center-aligned mode and at the
end of the cycle in edge-aligned mode. Therefore, even at 0% and 100%
duty cycle, the current is sensed.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
Distortion correction is only available in complementary mode. At the
beginning of the PWM period, the PWM uses this latched current value
or polarity bit to decide whether the top PWM value or bottom PWM
value is used. Figure 9-18 shows an example of top/bottom correction
for PWMs 1 and 2.
NOTE: The IPOLx bits and the values latched on the ISx pins are buffered so
that only one PWM register is used per PWM cycle. If the IPOLx bits or
the current sense values change during a PWM period, this new value
will not be used until the next PWM period. The ISENSx bits are NOT
buffered; therefore, changing the current sensing method could affect
the present PWM cycle.
PWM VALUE REG. 1 = 1
PWM VALUE REG. 2 = 2
IS1 NEGATIVE
PWM = 2
IS1 POSITIVE
PWM = 1
IS1 POSITIVE
PWM = 1
IS1 NEGATIVE
PWM = 2
PWM1
PWM2
Figure 9-18. Top/Bottom Correction for PWMs 1 and 2
When the PWM is first enabled by setting PWMEN, PWM value registers
1, 3, and 5 will be used if the ISENSx bits are configured for current
sensing correction. This is because no current will have previously been
sensed.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
9.6.4 Outp ut Pola rity
The output polarity of the PWMs is determined by two options: TOPNEG
and BOTNEG. The top polarity option, TOPNEG, controls the polarity of
PWMs 1, 3, and 5. The bottom polarity option, BOTNEG, controls the
polarity of PWMs 2, 4, and 6. Positive polarity means that when the PWM
is active, the PWM output is high. Conversely, negative polarity means
that when the PWM is active, PWM output is low. See Figure 9-19.
NOTE: Both bits are found in the CONFIG register, which is a write-once
register. This reduces the chances of the software inadvertently
changing the polarity of the PWM signals and possibly damaging the
motor drive hardware.
Center-Aligned Positive Polarity
Edge-Aligned Positive Polarity
UP-ONLY COUNTER
MODULUS = 4
UP/DOWN COUNTER
MODULUS = 4
PWM <= 0
PWM = 1
PWM = 2
PWM = 3
PWM >= 4
PWM <= 0
PWM = 1
PWM = 2
PWM = 3
PWM >= 4
Figure 9-19. PWM Polarity
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
Center-Aligned Negative Polarity
Edge-Aligned Negative Polarity
UP-ONLY COUNTER
MODULUS = 4
UP/DOWN COUNTER
MODULUS = 4
PWM <= 0
PWM = 1
PWM = 2
PWM = 3
PWM >= 4
PWM <= 0
PWM = 1
PWM = 2
PWM = 3
PWM >= 4
Figure 9-19. PWM Polarity (Continued)
9.6.5 Outp ut Port Control
Conditions may arise in which the PWM pins need to be individually
controlled. This is made possible by the PWM output control register
(PWMOUT) shown in Figure 9-20.
Address: $0025
BIt 7
0
6
5
4
OUT5
0
3
OUT4
0
2
OUT3
0
1
OUT2
0
Bit 0
OUT1
0
Read:
Write:
Reset:
OUTCTL OUT6
0
0
0
= Unimplemented
Figure 9-20. PWM Output Control Register (PWMOUT)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Output Control
If the OUTCTL bit is set, the PWM pins can be controlled by the OUTx
bits. These bits behave according to Table 9-7.
Table 9-7. OUTx Bits
OUTx nit
Complementary mode
Independent mode
1 — PWM1 is active
0 — PWM1 is inactive
1 — PWM1 is active
0 — PWM1 is inactive
OUT1
1 — PWM2 is complement of PWM 1
0 — PWM2 is inactive
1 — PWM2 is active
0 — PWM2 is inactive
OUT2
OUT3
OUT4
OUT5
OUT6
1 — PWM3 is active
0 — PWM3 is inactive
1 — PWM3 is active
0 — PWM3 is inactive
1 — PWM4 is complement of PWM 3
0 — PWM4 is inactive
1 — PWM4 is active
0 — PWM4 is inactive
1 — PWM5 is active
0 — PWM5 is inactive
1 — PWM5 is active
0 — PWM5 is inactive
1 — PWM 6 is complement of PWM 5
0 — PWM6 is inactive
1 — PWM6 is active
0 — PWM6 is inactive
When OUTCTL is set, the polarity options TOPPOL and BOTPOL will
still affect the outputs. In addition, if complementary operation is in use,
the PWM pairs will not be allowed to be active simultaneously, and dead-
time will still not be violated. When OUTCTL is set and complimentary
operation is in use, the odd OUTx bits are inputs to the dead-time
generators as shown in Figure 9-13. Dead-time is inserted whenever
the odd OUTx bit toggles as shown in Figure 9-21. Although dead-time
is not inserted when the even OUTx bits change, there will be no dead-
time violation as shown in Figure 9-22.
Setting the OUTCTL bit does not disable the PWM generator and current
sensing circuitry. They continue to run, but are no longer controlling the
output pins. In addition, OUTCTL will control the PWM pins even when
PWMEN = 0. When OUTCTL is cleared, the outputs of the PWM
generator become the inputs to the dead-time and output circuitry at the
beginning of the next PWM cycle.
NOTE: To avoid an unexpected dead-time occurrence, it is recommended that
the OUTx bits be cleared prior to entering and prior to exiting individual
PWM output control mode.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.7 Fa ult Prote c tion
Conditions may arise in the external drive circuitry which require that the
PWM signals become inactive immediately, such as an overcurrent fault
condition. Furthermore, it may be desirable to selectively disable
PWM(s) solely with software.
One or more PWM pins can be disabled (forced to their inactive state)
by applying a logic high to any of the four external fault pins or by writing
a logic high to either of the disable bits (DISX and DISY in PWM control
register 1). Figure 9-23 shows the structure of the PWM disabling
scheme. While the PWM pins are disabled, they are forced to their
inactive state. The PWM generator continues to run — only the output
pins are disabled.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Fault Protection
UP/DOWN COUNTER
MODULUS=4
DEAD-TIME = 2
PWM VALUE = 3
OUTCTL
OUT1
OUT2
PWM1
PWM2
PWM1/PWM2
DEAD-TIME
2
2
2
DEAD-TIME INSERTED AS PART OF DEAD-TIME INSERTED DUE
DEAD-TIME INSERTED
DUE TO CLEARING OF
OUT1 BIT.
NORMAL PWM OPERATION AS
CONTROLLED BY CURRENT
SENSING AND PWM GENERATOR.
TO SETTING OF OUT1 BIT.
Figure 9-21. Dead-Time Insertion During OUTCTL = 1
UP/DOWN COUNTER
MODULUS = 4
DEAD-TIME = 2
PWM VALUE = 3
OUTCTL
OUT1
OUT2
PWM1
PWM2
2
2
2
2
PWM1/PWM2
DEAD-TIME
NO DEAD-TIME INSERTED
BECAUSE OUT1 IS NOT
TOGGLING.
DEAD-TIME INSERTED BECAUSE
WHEN OUTCTL WAS SET, THE
STATE OF OUT1 WAS SUCH THAT
PWM1 WAS DIRECTED TO TOGGLE
DEAD-TIMES INSERTED
BECAUSE OUT1 TOGGLES,
DIRECTING PWM1 TO
TOGGLE.
Figure 9-22. Dead-Time Insertion During OUTCTL = 1
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
B NA K X D SI A L E
.
I
a
.
e
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Fault Protection
B
a
I
S
R
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
To allow for different motor configurations and the controlling of more
than one motor, the PWM disabling function is organized as two banks,
bank X and bank Y. Bank information combines with information from
the disable mapping register to allow selective PWM disabling. Fault pin
1, fault pin 2, and PWM disable bit X constitute the disabling function of
bank X. Fault pin 3, fault pin 4, and PWM disable bit Y constitute the
disabling function of bank Y. Figure 9-24 and Figure 9-25 show the
disable mapping write-once register and the decoding scheme of the
bank which selectively disables PWM(s). When all bits of the disable
mapping register are set, any disable condition will disable all PWMs.
A fault can also generate a CPU interrupt. Each fault pin has its own
interrupt vector.
Address: $0037
Bit 7
BIT 7
1
6
BIT 6
1
5
BIT 5
1
4
BIT 4
1
3
BIT 3
1
2
BIT 2
1
1
BIT 1
1
Bit 0
BIT 0
1
Read:
Write:
Reset:
Figure 9-24. PWM Disable Mapping
Write-Once Register (DISMAP)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Fault Protection
BIT7
DISABLE
PWM PIN 1
BIT6
BIT5
DISABLE
PWM PIN 2
DISABLE
PWM PIN 3
BIT4
BIT3
BANK X
DISABLE
BANK Y
DISABLE
DISABLE
PWM PIN 4
BIT2
DISABLE
PWM PIN 5
BIT1
BIT0
DISABLE
PWM PIN 6
Figure 9-25. PWM Disabling Decode Scheme
9.7.1 Fa ult Cond ition Inp ut Pins
A logic high level on a fault pin disables the respective PWM(s)
determined by the bank and the disable mapping register. Each fault pin
incorporates a filter to assist in rejecting spurious faults. All of the
external fault pins are software-configurable to re-enable the PWMs
either with the fault pin (automatic mode) or with software (manual
mode). Each fault pin has an associated FMODE bit to control the PWM
re-enabling method. Automatic mode is selected by setting the FMODEx
bit in the fault control register. Manual mode is selected when FMODEx
is clear.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.7.1.1 Fa ult Pin Filte r
Each fault pin incorporates a filter to assist in determining a genuine fault
condition. After a fault pin has been logic low for one CPU cycle, a rising
edge (logic high) will be synchronously sampled once per CPU cycle for
two cycles. If both samples are detected logic high, the corresponding
FPIN bit and FFLAG bit will be set. The FPIN bit will remain set until the
corresponding fault pin is logic low and synchronously sampled once in
the following CPU cycle.
9.7.1.2 Auto m a tic Mo d e
In automatic mode, the PWM(s) are disabled immediately once a filtered
fault condition is detected (logic high). The PWM(s) remain disabled until
the filtered fault condition is cleared (logic low) and a new PWM cycle
begins as shown in Figure 9-26. Clearing the corresponding FFLAGx
event bit will not enable the PWMs in automatic mode.
FILTERED FAULT PIN
PWM(S)
PWM(S) ENABLED
PWM(S) DISABLED (INACTIVE)
Figure 9-26. PWM Disabling in Automatic Mode
The filtered fault pins’ logic state is reflected in the respective FPINx bit.
Any write to this bit is overwritten by the pin state. The FFLAGx event bit
is set with each rising edge of the respective fault pin after filtering has
been applied. To clear the FFLAGx bit, the user must write a 1 to the
corresponding FTACKx bit.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Fault Protection
If the FINTx bit is set, a fault condition resulting in setting the
corresponding FFLAG bit will also latch a CPU interrupt request. The
interrupt request latch is not cleared until one of the following actions
occurs:
• The FFLAGx bit is cleared by writing a 1 to the corresponding
FTACKx bit.
• Clearing the FINTx bit. (This will not clear the FFLAGx bit.)
• Reset — A reset automatically clears all four interrupt latches
If prior to a vector fetch, the interrupt request latch is cleared by one of
the above actions, a CPU interrupt will no longer be requested. A vector
fetch does not alter the state of the PWMs, the FFLAGx event flag or
FINTx.
NOTE: If the FFLAGx or FINTx bits are not cleared during the interrupt service
routine, the interrupt request latch will not be cleared.
9.7.1.3 Ma nua l Mo d e
In manual mode, the PWM(s) are disabled immediately once a filtered
fault condition is detected (logic high). The PWM(s) remain disabled until
software clears the corresponding FFLAGx event bit and a new PWM
cycle begins. In manual mode, the fault pins are grouped in pairs, each
pair sharing common functionality. A fault condition on pins 1 and 3 may
be cleared, allowing the PWM(s) to enable at the start of a PWM cycle
regardless of the logic level at the fault pin. See Figure 9-27. A fault
condition on pins 2 and 4 can only be cleared, allowing the PWM(s) to
enable, if a logic low level at the fault pin is present at the start of a PWM
cycle. See Figure 9-28.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
FILTERED FAULT PIN 1 OR 3
PWM(S) ENABLED
PWM(S) ENABLED
PWM(S) DISABLED
FFLAGX CLEARED
Figure 9-27. PWM Disabling in Manual Mode (Example 1)
FILTERED FAULT PIN 2 OR 4
PWM(S) ENABLED
PWM(S) ENABLED
PWM(S) DISABLED
FFLAGX CLEARED
Figure 9-28. PWM Disabling in Manual Mode (Example 2)
The function of the fault control and event bits is the same as in
automatic mode except that the PWMs are not re-enabled until the
FFLAGx event bit is cleared by writing to the FTACKx bit and the filtered
fault condition is cleared (logic low).
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Fault Protection
9.7.2 Softwa re Outp ut Disa b le
Setting PWM disable bit DISX or DISY in PWM control register 1
immediately disables the corresponding PWM pins as determined by the
bank and disable mapping register. The PWM pin(s) remain disabled
until the PWM disable bit is cleared and a new PWM cycle begins as
shown in Figure 9-29. Setting a PWM disable bit does not latch a CPU
interrupt request, and there are no event flags associated with the PWM
disable bits.
9.7.3 Outp ut Port Control
When operating the PWMs using the OUTx bits (OUTCTL = 1), fault
protection applies as described in this section. Due to the absence of
periodic PWM cycles, fault conditions are cleared upon each CPU cycle
and the PWM outputs are re-enabled, provided all fault clearing
conditions are satisfied.
DISABLE BIT
PWM(S) ENABLED
PWM(S) DISABLED
PWM(S) ENABLED
Figure 9-29. PWM Software Disable
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.8 Initia liza tion a nd the PWMEN Bit
For proper operation, all registers should be initialized and the LDOK bit
should be set before enabling the PWM via the PWMEN bit. When the
PWMEN bit is first set, a reload will occur immediately, setting the
PWMF flag and generating an interrupt if PWMINT is set. In addition, in
complementary mode, PWM value registers 1, 3, and 5 will be used for
the first PWM cycle if current sensing is selected.
NOTE: If the LDOK bit is not set when PWMEN is set after a RESET, the
prescaler and PWM values will be zero, but the modulus will be
unknown. If the LDOK bit is not set after the PWMEN bit has been
cleared then set (without a RESET), the modulus value that was last
loaded will be used.
If the dead-time register (DEADTM) is changed after PWMEN or
OUTCTL is set, an improper dead-time insertion could occur. However,
the dead time can never be shorter than the specified value.
Because of the equals-comparator architecture of this PWM, the
modulus = 0 case is considered illegal. Therefore, the modulus register
is not reset, and a modulus value of zero will result in waveforms
inconsistent with the other modulus waveforms. See 9.11.2 PWM
Counter Modulo Registers.
When PWMEN is set, the PWM pins change from hi-Z to outputs. At this
time, assuming no fault condition is present, the PWM pins will drive
according to the PWM values, polarity, and dead-time. See the timing
diagram in Figure 9-30.
CPU CLOCK
PWMEN
DRIVE ACCORDING TO PWM
VALUE, POLARITY, AND DEAD-TIME
HI-Z IF OUTCTL = 0
PWM PINS
HI-Z IF OUTCTL = 0
Figure 9-30. PWMEN and PWM Pins
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
PWM Operation in Wait Mode
When the PWMEN bit is cleared, the following will occur:
• PWM pins will be three-stated unless OUTCTL = 1
• PWM counter is cleared and will not be clocked
• Internally, the PWM generator will force its outputs to 0 (to avoid
glitches when the PWMEN is set again)
When PWMEN is cleared, the following features remain active:
• All fault circuitry
• Manual PWM pin control via the PWMOUT register
• Dead-time insertion when PWM pins change via the PWMOUT
register
NOTE: The PWMF flag and pending CPU interrupts are NOT cleared when
PWMEN = 0.
9.9 PWM Op e ra tion in Wa it Mod e
When the microcontroller is put in low-power wait mode via the WAIT
instruction, all clocks to the PWM module will continue to run. If an
interrupt is issued from the PWM module (via a reload or a fault), the
microcontroller will exit wait mode.
Clearing the PWMEN bit before entering wait mode will reduce power
consumption in wait mode because the counter, prescaler divider, and
LDFQ divider will no longer be clocked. In addition, power will be
reduced because the PWMs will no longer toggle.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.10 PWM Op e ra tion in Bre a k Mod e
If the microcontroller goes into break mode (or background mode), the
clocks to the PWM generator and output control blocks will freeze. This
allows the user to set a breakpoint on a development system and
examine the register contents and PWM outputs at that point. It also
allows the user to single-step through the code.
The clocks to the fault block will continue to run. Therefore, if a fault
occurs while the microcontroller is in break mode, the PWM outputs will
immediately be driven to their inactive state(s).
During break mode, the system integration module (SIM) controls
whether status bits in other modules can be cleared during the break
state. The BCFE bit in the SIM break flag control register (SBFCR)
enables software to clear status bits during the break state. (See 7.7.4
SIM Break Flag Control Register (SBFCR).)
To allow software to clear status bits during a break interrupt, write a
logic one to the BCFE bit. If a status bit is cleared during the break state,
it remains cleared when the MCU exits the break state.
To protect the PWMF and FFLAGx bits during the break state, make
sure BCFE is a logic 0. With BCFE at logic 0 (its default state), software
can read and write the status and control registers during the break state
without affecting the PWMF and FFLAGx bits.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
9.11 Control Log ic Bloc k
The following subsections provide a description of the control logic
block.
9.11.1 PWM Counte r Re g iste rs
This PWM counter register displays the12-bit up/down or up-only
counter. When the high byte of the counter is read, the lower byte is
latched. PCNTL will hold this latched value until it is read.
Address: $0026
Bit 7
0
6
0
5
0
4
0
3
2
1
9
Bit 0
Read:
Write:
Reset:
11
10
BIT 8
0
0
0
0
0
0
0
0
= Unimplemented
Figure 9-31. PWM Counter Register High (PCNTH)
Address: $0027
Bit 7
6
5
4
3
2
1
Bit 0
Read: BIT 7
Write:
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 9-32. PWM Counter Register Low (PCNTH)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.11.2 PWM Counte r Mod ulo Re g iste rs
This PWM counter modulus register holds a 12-bit unsigned number that
determines the maximum count for the up/down or up-only counter. In
center-aligned mode, the PWM period will be twice the modulus
(assuming no prescaler). In edge-aligned mode, the PWM period will
equal the modulus.
Address: $0028
Bit 7
0
6
0
5
0
4
0
3
BIT 11
X
2
BIT 10
X
1
BIT 9
X
Bit 0
BIT 8
X
Read:
Write:
Reset:
0
0
0
0
= Unimplemented
Figure 9-33. PWM Counter Modulo Register High (PDMODH)
Address: $0029
Bit 7
BIT 7
X
6
BIT 6
X
5
BIT 5
X
4
BIT 4
X
3
BIT 3
X
2
BIT 2
X
1
BIT 1
X
Bit 0
BIT 0
X
Read:
Write:
Reset:
= Unimplemented
Figure 9-34. PWM Counter Modulo Register Low (PDMODL)
To avoid erroneous PWM periods, this value is buffered and will not be
used by the PWM generator until the LDOK bit has been set and the next
PWM load cycle begins.
NOTE: When reading this register, the value read is the buffer (not necessarily
the value the PWM generator is currently using).
Because of the equals-comparator architecture of this PWM, the
modulus = 0 case is considered illegal. Therefore, the modulus register
is not reset, and a modulus value of 0 will result in waveforms
inconsistent with the other modulus waveforms. If a modulus of zero is
loaded, the counter will continually count down from $FFF. This
operation will not be tested or guaranteed (the user should consider it
illegal). However, the dead-time constraints and fault conditions WILL
still be guaranteed.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
9.11.3 PWM X Va lue Re g iste rs
Each of the six PWMs has a 16-bit PWM value register.
Bit 7
6
5
4
3
2
1
Bit 0
Read: BIT 15
Write:
BIT 14
BIT 13
BIT 12
BIT 11
BIT 10
BIT 9
BIT 8
Reset:
0
0
0
0
0
0
0
0
Figure 9-35. PWMx Value Registers High (PVALxH)
Bit 7
6
5
4
3
2
1
1
Bit 0
Read: BIT 7
Write:
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 0
Reset:
0
0
0
0
0
0
0
0
Figure 9-36. PWMx Value Registers Low (PVALxL)
The 16-bit signed value stored in this register determines the duty cycle
of the PWM. The duty cycle is defined as: (PWM value/modulus) x 100.
Writing a number less than or equal to 0 causes the PWM to be off for
the entire PWM period. Writing a number greater than or equal to the 12-
bit modulus causes the PWM to be on for the entire PWM period.
If the complementary mode is selected, the PWM pairs share PWM
value registers.
To avoid erroneous PWM pulses, this value is buffered and will not be
used by the PWM generator until the LDOK bit has been set and the next
PWM load cycle begins.
NOTE: When reading these registers, the value read is the buffer (not
necessarily the value the PWM generator is currently using).
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.11.4 PWM Control Re g iste r 1
PWM control register 1 controls PWM enabling/disabling, the loading of
new modulus, prescaler, and PWM values, and the PWM correction
method. In addition, this register contains the software disable bits to
force the PWM outputs to their inactive states (according to the disable
mapping register).
Address: $0020
Bit 7
DISX
0
6
DISY
0
5
4
3
2
1
Bit 0
PWMEN
0
Read:
Write:
Reset:
0
LDOK
0
PWMINT PWMF
ISENS1 ISENS0
0
0
0
0
Figure 9-37. PWM Control Register 1 (PCTL1)
PWMEN — PWM module enable
This read/write bit enables and disables the PWM generator and the
PWM pins. When PWMEN is clear, the PWM generator is disabled
and the PWM pins are in the high-impedance state (unless
OUTCTL = 1).
When the PWMEN bit is set, the PWM generator and PWM pins are
activated.
For more information, see 9.8 Initialization and the PWMEN Bit.
1 = PWM generator and PWM pins enabled
0 = PWM generator and PWM pins disabled
LDOK— Load OK
This write-only bit allows the counter modulus, counter prescaler, and
PWM values in the buffered registers to be used by the PWM
generator. These values will not be used until the LDOK bit is set and
a new PWM load cycle begins. Internally this bit is automatically
cleared after the new values are loaded (however, this bit always
reads 0).
1 = Okay to load new modulus, prescaler, and PWM values at
beginning of next PWM load cycle
0 = Not okay to load new modulus, prescaler, and PWM values
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
NOTE: The user should initialize the PWM registers and set the LDOK bit before
enabling the PWM.
A PWM CPU interrupt request can still be generated when LDOK is 0.
ISENS1:ISENS0 — Current sense correction bits
These read/write bits select the top/bottom correction scheme as
shown in Table 9-8.
Table 9-8. Correction Methods
Current correction bits
Correction method
ISENS1:ISENS0
00
Bits IPOL1, IPOL2, and IPOL3 used for correction
01
Current sensing on pins IS1, IS2, and IS3 occurs
during the dead-time.
10
Current sensing on pins IS1, IS2, and IS3 occurs
11
at the half cycle in center-aligned mode and at
the end of the cycle in edge-aligned mode.
PWMF— PWM reload flag
This read/write bit is set at the beginning of every reload cycle
regardless of the state of the LDOK bit. This bit is cleared by reading
PWM control register 1 with the PWMF flag set, then writing a logic 0
to PWMF. If another reload occurs before the clearing sequence is
complete, then writing logic 0 to PWMF has no effect.
1 = New reload cycle began
0 = New reload cycle has not begun
NOTE: When PWMF is cleared, pending PWM CPU interrupts are cleared (not
including fault interrupts).
PWMINT — PWM interrupt enable
This read/write bit allows the user to enable and disable PWM CPU
interrupts. If set, a CPU interrupt will be pending when the PWMF flag
is set.
1 = Enable PWM CPU interrupts
0 = Disable PWM CPU interrupts
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
NOTE: When PWMINT is cleared, pending CPU interrupts are inhibited.
DISX — Software disable for bank X
This read/write bit allows the user to disable one or more PWM pins
in bank X. The pins that are disabled are determined by the disable
mapping write-once register.
1 = Disable PWM pins in bank X
0 = Re-enable PWM pins at beginning of next PWM cycle
DISY — Software disable for bank Y
This read/write bit allows the user to disable one or more PWM pins
in bank Y. The pins that are disabled are determined by the disable
mapping write-once register.
1 = Disable PWM pins in bank Y
0 = Re-enable PWM pins at beginning of next PWM cycle
9.11.5 PWM Control Re g iste r 2
PWM control register 2 controls the PWM load frequency, the PWM
correction method, and the PWM counter prescaler. For ease of
software and to avoid erroneous PWM periods, some of these register
bits are buffered. The PWM generator will not use the prescaler value
until the LDOK bit has been set, and a new PWM cycle is starting. The
correction bits are used at the beginning of each PWM cycle (if the
ISENSx bits are configured for software correction). The load frequency
bits are not used until the current load cycle is complete.
NOTE: The user should initialize this register before enabling the PWM.
Address: $0021
Bit 7
LDFQ1
0
6
LDFQ0
0
5
0
4
IPOL1
0
3
IPOL2
0
2
IPOL3
0
1
PRSC1
0
Bit 0
PRSC0
0
Read:
Write:
Reset:
0
= Unimplemented
Figure 9-38. PWM Control Register 2 (PCTL2)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
LDFQ1:LDFQ0 — PWM load frequency bits
These buffered read/write bits select the PWM CPU load frequency
according to Table 9-9.
NOTE: When reading these bits, the value read is the buffer value (not
necessarily the value the PWM generator is currently using).
Table 9-9. PWM Reload Frequency
Reload frequency bits
PWM reload frequency
LDFQ1:LDFQ0
00
01
10
11
Every PWM cycle
Every 2 PWM cycles
Every 4 PWM cycles
Every 8 PWM cycles
IPOL1 — Top/bottom correction bit for PWM pair 1 (PWMs 1 and 2)
This buffered read/write bit selects which PWM value register is used
if top/bottom correction is to be achieved without current sensing.
1 = Use PWM value register 2
0 = Use PWM value register 1
NOTE: When reading this bit, the value read is the buffer value (not necessarily
the value the output control block is currently using).
IPOL2 — Top/bottom correction bit for PWM pair 2 (PWMs 3 and 4)
This buffered read/write bit selects which PWM value register is used
if top/bottom correction is to be achieved without current sensing.
1 = Use PWM value register 4
0 = Use PWM value register 3
NOTE: When reading this bit, the value read is the buffer value (not necessarily
the value the output control block is currently using).
IPOL3 — Top/bottom correction bit for PWM pair 3 (PWMs 5 and 6)
This buffered read/write bit selects which PWM value register is used
if top/bottom correction is to be achieved without current sensing.
1 = Use PWM value register 6
0 = Use PWM value register 5
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
NOTE: When reading this bit, the value read is the buffer value (not necessarily
the value the output control block is currently using).
PRSC1:PRSC0 — PWM prescaler bits
These buffered read/write bits allow the PWM clock frequency to be
modified as shown in .
NOTE: When reading these bits, the value read is the buffer value (not
necessarily the value the PWM generator is currently using).
Table 9-10. PWM Prescaler
Prescaler bits
PWM clock frequency
PRSC1:PRSC0
00
01
10
11
f
op
f /2
op
f /4
op
f /8
op
9.11.6 De a d -Tim e Write -Onc e Re g iste r
This write-once register holds an 8-bit value which specifies the number
of CPU clock cycles to use for the dead-time when complementary PWM
mode is selected. After this register is written for the first time, it cannot
be rewritten unless a RESET occurs. The dead-time is not affected by
changes to the prescaler value.
Address: $0036
Bit 7
BIT 7
1
6
BIT 6
1
5
BIT 5
1
4
BIT 4
1
3
BIT 3
1
2
BIT 2
1
1
BIT 1
1
Bit 0
BIT 0
1
Read:
Write:
Reset:
Figure 9-39. Dead-Time Write-Once Register (DEADTM)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
9.11.7 PWM Disa b le Ma p p ing Write -Onc e Re g iste r
This write-once register holds an 8-bit value which determines which
PWM pins will be disabled if an external fault or software disable occur.
For a further description of the disable mapping, see 9.7 Fault
Protection. After this register is written for the first time, it cannot be
rewritten unless a RESET occurs.
Address: $0037
Bit 7
BIT 7
1
6
BIT 6
1
5
BIT 5
1
4
BIT 4
1
3
BIT 3
1
2
BIT 2
1
1
BIT 1
1
Bit 0
BIT 0
1
Read:
Write:
Reset:
Figure 9-40. PWM Disable Mapping Write-Once Register (DISMAP)
9.11.8 Fa ult Control Re g iste r
This register controls the fault protection circuitry
Address: $0022
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
FINT4 FMODE4 FINT3 FMODE3 FINT2 FMODE2 FINT1 FMODE1
0
0
0
0
0
0
0
0
Figure 9-41. Fault Control Register (FCR)
FMODE1 — Fault mode selection for fault pin 1 (automatic versus
manual mode)
This read/write bit allows the user to select between automatic and
manual mode faults. For further description of each mode, see 9.7
Fault Protection.
1 = Automatic mode
0 = Manual mode
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
FINT1 — Fault 1 interrupt enable
This read/write bit allows the CPU interrupt caused by faults on fault
pin 1 to be enabled. The fault protection circuitry is independent of this
bit and will always be active. If a fault is detected, the PWM pins will
still be disabled according to the disable mapping register.
1 = Fault pin 1 will cause CPU interrupts
0 = Fault pin 1 will not cause CPU interrupts
FMODE2 — Fault mode selection for fault pin 2 (automatic versus
manual mode)
This read/write bit allows the user to select between automatic and
manual mode faults. For further description of each mode, see 9.7
Fault Protection.
1 = Automatic mode
0 = Manual mode
FINT2 — Fault 2 interrupt enable
This read/write bit allows the CPU interrupt caused by faults on fault
pin 2 to be enabled. The fault protection circuitry is independent of this
bit and will always be active. If a fault is detected, the PWM pins will
still be disabled according to the disable mapping register.
1 = Fault pin 2 will cause CPU interrupts
0 = Fault pin 2 will not cause CPU interrupts
FMODE3 — Fault mode selection for fault pin 3 (automatic versus
manual mode)
This read/write bit allows the user to select between automatic and
manual mode faults. For further description of each mode, see 9.7
Fault Protection.
1 = Automatic mode
0 = Manual mode
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
FINT3 — Fault 3 interrupt enable
This read/write bit allows the CPU interrupt caused by faults on fault
pin 3 to be enabled. The fault protection circuitry is independent of this
bit and will always be active. If a fault is detected, the PWM pins will
still be disabled according to the disable mapping register.
1 = Fault pin 3 will cause CPU interrupts
0 = Fault pin 3 will not cause CPU interrupts
FMODE4 — Fault mode selection for fault pin 4 (automatic versus
manual mode)
This read/write bit allows the user to select between automatic and
manual mode faults. For further description of each mode, see 9.7
Fault Protection.
1 = Automatic mode
0 = Manual mode
FINT4 — Fault 4 interrupt enable
This read/write bit allows the CPU interrupt caused by faults on fault
pin 4 to be enabled. The fault protection circuitry is independent of this
bit and will always be active. If a fault is detected, the PWM pins will
still be disabled according to the disable mapping register.
1 = Fault pin 4 will cause CPU interrupts
0 = Fault pin 4 will not cause CPU interrupts
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.11.9 Fa ult Sta tus Re g iste r
This read-only register indicates the current fault status.
Address: $0023
Bit 7
6
5
4
3
2
1
Bit 0
Read: FPIN4
Write:
FFLAG4
FPIN3
FFLAG3
FPIN2
FFLAG2
FPIN1
FFLAG1
Reset:
U
0
U
0
U
0
U
0
= Unimplemented
U = Unaffected
Figure 9-42. Fault Status Register (FSR)
FFLAG1 — Fault event flag 1
The FFLAG1 event bit is set within two CPU cycles after a rising edge
on fault pin 1. To clear the FFLAG1 bit, the user must write a 1 to the
FTACK1 bit in the fault acknowledge register.
1 = A fault has occurred on fault pin 1
0 = No new fault on fault pin 1
FPIN1 — State of fault pin 1
This read-only bit allows the user to read the current state of fault
pin 1.
1 = Fault pin 1 is at logic 1
0 = Fault pin 1 is at logic 0
FFLAG2 — Fault event flag 2
The FFLAG2 event bit is set within two CPU cycles after a rising edge
on fault pin 2. To clear the FFLAG2 bit, the user must write a 1 to the
FTACK2 bit in the fault acknowledge register.
1 = A fault has occurred on fault pin 2
0 = No new fault on fault pin 2
FPIN2 — State of fault pin 2
This read-only bit allows the user to read the current state of fault
pin 2.
1 = Fault pin 2 is at logic 1
0 = Fault pin 2 is at logic 0
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
FFLAG3 — Fault event flag 3
The FFLAG3 event bit is set within two CPU cycles after a rising edge
on fault pin 3. To clear the FFLAG3 bit, the user must write a 1 to the
FTACK3 bit in the fault acknowledge register.
1 = A fault has occurred on fault pin 3
0 = No new fault on fault pin 3
FPIN3 — State of fault pin 3
This read-only bit allows the user to read the current state of fault
pin 3.
1 = Fault pin 3 is at logic 1
0 = Fault pin 3 is at logic 0
FFLAG4 — Fault event flag 4
The FFLAG4 event bit is set within two CPU cycles after a rising edge
on fault pin 4. To clear the FFLAG4 bit, the user must write a 1 to the
FTACK4 bit in the fault acknowledge register.
1 = A fault has occurred on fault pin 4
0 = No new fault on fault pin 4
FPIN4 — State of fault pin 4
This read-only bit allows the user to read the current state of fault
pin 4.
1 = Fault pin 4 is at logic 1
0 = Fault pin 4 is at logic 0
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
9.11.10 Fa ult Ac knowle d g e Re g iste r
This register is used to acknowledge and clear the FFLAGs. In addition,
it is used to monitor the current sensing bits to test proper operation.
Address: $0024
Bit 7
0
6
5
4
DT5
FTACK3
0
3
2
DT3
FTACK2
0
1
Bit 0
DT1
Read:
Write:
Reset:
0
FTACK4
0
DT6
DT4
DT2
FTACK1
0
0
0
0
0
= Unimplemented
U = Unaffected
Figure 9-43. Fault Acknowledge Register (FTACK)
FTACK1 — Fault acknowledge 1
The FTACK1 bit is used to acknowledge and clear FFLAG1. This bit
will always read 0. Writing a 1 to this bit will clear FFLAG1. Writing a
0 will have no effect.
FTACK2 — Fault acknowledge 2
The FTACK2 bit is used to acknowledge and clear FFLAG2. This bit
will always read 0. Writing a 1 to this bit will clear FFLAG2. Writing a
0 will have no effect.
FTACK3 — Fault acknowledge 3
The FTACK3 bit is used to acknowledge and clear FFLAG3. This bit
will always read 0. Writing a 1 to this bit will clear FFLAG3. Writing a
0 will have no effect.
FTACK4 — Fault acknowledge 4
The FTACK4 bit is used to acknowledge and clear FFLAG4. This bit
will always read 0. Writing a 1 to this bit will clear FFLAG4. Writing a
0 will have no effect.
DT1 — Dead time 1
Current sensing pin IS1 is monitored immediately before dead time
ends due to the assertion of PWM1.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
Control Logic Block
DT1 — Dead time 2
Current sensing pin IS1 is monitored immediately before dead time
ends due to the assertion of PWM2.
DT1 — Dead time 3
Current sensing pin IS2 is monitored immediately before dead time
ends due to the assertion of PWM3.
DT1 — Dead time 4
Current sensing pin IS2 is monitored immediately before dead time
ends due to the assertion of PWM4.
DT1 — Dead time 5
Current sensing pin IS3 is monitored immediately before dead time
ends due to the assertion of PWM5.
DT1 — Dead time 6
Current sensing pin IS3 is monitored immediately before dead time
ends due to the assertion of PWM6.
9.11.11 PWM Outp ut Control Re g iste r
This register is used to manually control the PWM pins.
Address: $0025
Bit 7
0
6
5
4
OUT5
0
3
OUT4
0
2
OUT3
0
1
OUT2
0
Bit 0
OUT1
0
Read:
Write:
Reset:
OUTCTL OUT6
0
0
0
= Unimplemented
U = Unaffected
Figure 9-44. PWM Output Control Register (PWMOUT)
OUTCTL— Output control enable
This read/write bit allows the user to manually control the PWM pins.
When set, the PWM generator is no longer the input to the dead-time
and output circuitry. The OUTx bits determine the state of the PWM
pins. Setting the OUTCTL bit does not disable the PWM generator.
The generator continues to run, but is no longer the input to the PWM
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
dead-time and output circuitry. When OUTCTL is cleared, the outputs
of the PWM generator immediately become the inputs to the dead-
time and output circuitry.
1 = PWM outputs controlled manually
0 = PWM outputs determined by PWM generator
OUT6:OUT1— PWM pin output control bits
These read/write bits control the PWM pins according to Table 9-11.
Table 9-11. OUTx Bits
OUTx bit
Complementary mode
1 — PWM1 is active
0 — PWM1 is inactive
1 — PWM2 is complement of PWM 1 1 — PWM2 is active
Independent mode
1 — PWM1 is active
0 — PWM1 is inactive
OUT1
OUT2
OUT3
0 — PWM2 is inactive
0 — PWM2 is inactive
1 — PWM3 is active
0 — PWM3 is inactive
1 — PWM3 is active
0 — PWM3 is inactive
1 — PWM4 is complement of PWM 3 1 — PWM4 is active
OUT4
OUT5
OUT6
0 — PWM4 is inactive
0 — PWM4 is inactive
1 — PWM5 is active
0 — PWM5 is inactive
1 — PWM5 is active
0 — PWM5 is inactive
1 — PWM 6 is complement of PWM 5
0 — PWM6 is inactive
1 — PWM6 is active
0 — PWM6 is inactive
9.12 PWM Glossa ry
CPU Cycle — One internal bus cycle (1/f )
op
PWM Clock Cycle (or Period) — One tick of the PWM counter (1/f
with no prescaler). See Figure 9-45.
op
PWM Cycle (or Period)
• Center-aligned mode: The time it takes the PWM counter to count
up and count down (modulus*2/f assuming no prescaler). See
op
Figure 9-45.
• Edge-aligned mode: The time it takes the PWM counter to count
up (Modulus/f ). See Figure 9-45.
op
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Width Modulator for Motor Control (PWMMC)
PWM Glossary
CENTER-ALIGNED MODE
PWM CLOCK CYCLE
PWM CYCLE (OR PERIOD)
EDGE-ALIGNED MODE
PWM
CLOCK
CYCLE
PWM CYCLE (OR PERIOD)
Figure 9-45. PWM Clock Cycle and PWM Cycle Definitions
PWM Load Frequency — Frequency at which new PWM parameters
get loaded into the PWM. See Figure 9-46.
LDFQ1:LDFQ0 = 01 — RELOAD EVERY TWO CYCLES
PWM LOAD CYCLE
(1/PWM LOAD FREQUENCY)
RELOAD NEW
MODULUS,
RELOAD NEW
MODULUS,
PRESCALER, &
PWM VALUES IF
LDOK = 1
PRESCALER, &
PWM VALUES IF
LDOK = 1
Figure 9-46. PWM Load Cycle/Frequency Definition
MC68HC908MR24 — Rev. 1.0
General Release Specification
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Pulse Wid th Mod ula tor for Motor Control
General Release Specification
MC68HC908MR24 — Rev. 1.0
Pulse Width Modulator for Motor Control (PWMMC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 10. Monitor ROM (MON)
10.1 Conte nts
10.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195
10.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196
10.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196
10.4.1
10.4.2
10.4.3
10.4.4
10.4.5
10.4.6
Entering Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .198
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199
Echoing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200
Break Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200
Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .201
Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204
10.2 Introd uc tion
This section describes the monitor ROM (MON08, version B). The
monitor ROM allows complete testing of the MCU through a single-wire
interface with a host computer.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
10.3 Fe a ture s
Features of the monitor ROM include the following:
• Normal user-mode pin functionality
• One pin dedicated to serial communication between monitor rom
and host computer
• Standard mark/space non-return-to-zero (NRZ) communication
with host computer
• 4800 baud–28.8 kbaud communication with host computer
• Execution of code in RAM or ROM
• (E)EPROM/OTPROM programming
10.4 Func tiona l De sc rip tion
The monitor ROM receives and executes commands from a host
computer. Figure 10-1 shows a sample circuit used to enter monitor
mode and communicate with a host computer via a standard RS-232
interface.
Simple monitor commands can access any memory address. In monitor
mode, the MCU can execute host-computer code in RAM while all MCU
pins retain normal operating mode functions. All communication
between the host computer and the MCU is through the PTA0 pin. A
level-shifting and multiplexing interface is required between PTA0 and
the host computer. PTA0 is used in a wired-OR configuration and
requires a pullup resistor.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
Functional Description
V
DD
68HC908
10 kΩ
RST
0.1 µF
V
DD + V
HI
10 Ω
IRQ1/V
PP
V
DDA
V
DDA
0.1 µF
V
DDAD
V
DDAD
0.1 µF
V
REFH
V
REFH
0.1 µF
1
20
CGMXFC
MC145407
+
+
+
+
0.1 µF
10 MΩ
10 µF
10 µF
10 µF
10 µF
3
4
18
17
OSC1
OSC2
X1
4.9152 MHz
V
20 pF
DD
2
19
V
20 pF
REFL
V
SSAD
DB-25
2
V
SSA
5
6
16
15
PWMGND
V
SS
3
7
V
DD
V
DD
0.1 µF
V
DD
1
2
6
4
14
3
MC74HC125
V
DD
10 kΩ
5
PTA0
PTC2
V
DD
VDD
10 kΩ
10 kΩ
7
A
(See
NOTE.)
PTC3
PTC4
B
NOTES: Position A — Bus clock = CGMXCLK ÷ 4 or CGMVCLK ÷ 4
Position B — Bus clock = CGMXCLK ÷ 2
Figure 10-1. Monitor Mode Circuit
MC68HC908MR24 — Rev. 1.0
General Release Specification
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
10.4.1 Ente ring Monitor Mod e
Table 10-1 shows the pin conditions for entering monitor mode.
Table 10-1. Mode Selection
Bus
Frequency
Mode
CGMOUT
I
P
P
P
P
V
V
+
+
CGMXCLK
CGMVCLK
CGMOUT
--------------------------
2
DD
1
1
0
0
1
1
1
0
Monitor
Monitor
----------------------------- or -----------------------------
2
2
HI
V
V
CGMOUT
--------------------------
2
DD
CGMXCLK
HI
Enter monitor mode by either:
• Executing a software interrupt instruction (SWI) or
• Applying a logic 0 and then a logic 1 to the RST pin
The MCU sends a break signal (10 consecutive logic 0s) to the host
computer, indicating that it is ready to receive a command. The break
signal also provides a timing reference to allow the host to determine the
necessary baud rate.
Monitor mode uses alternate vectors for reset, SWI, and break interrupt.
The alternate vectors are in the $FE page instead of the $FF page and
allow code execution from the internal monitor firmware instead of user
code. The COP module is disabled in monitor mode as long as
V
+ V is applied to either the IRQ1 pin or the RST pin. (See Section
HI
DD
7. System Integration Module (SIM) for more information on modes of
operation.)
NOTE: Holding the PTC2 pin low when entering monitor mode causes a bypass
of a divide-by-two stage at the oscillator. The CGMOUT frequency is
equal to the CGMXCLK frequency, and the OSC1 input directly
generates internal bus clocks. In this case, the OSC1 signal must have
a 50% duty cycle at maximum bus frequency.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
Functional Description
Table 10-2 is a summary of the differences between user mode and
monitor mode.
Table 10-2. Mode Differences
Functions
Reset
vector vector vector vector vector vector
high low high low high low
Reset
Break
Break
SWI
SWI
Modes
COP
User
Enabled
$FFFE $FFFF $FFFC $FFFD $FFFC $FFFD
$FEFE $FEFF $FEFC $FEFD $FEFC $FEFD
(1)
Monitor Disabled
1. If the high voltage (VDD + VHI) is removed from the IRQ1 pin or the RST pin, the SIM as-
serts its COP enable output. The COP is a mask option enabled or disabled by the COPD
bit in the mask option register.
10.4.2 Da ta Form a t
Communication with the monitor ROM is in standard non-return-to-zero
(NRZ) mark/space data format. (See Figure 10-2 and Figure 10-3.)
NEXT
START
BIT
START
BIT
STOP
BIT
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
Figure 10-2. Monitor Data Format
NEXT
START
BIT
START
STOP
$A5
BIT 0
BIT 0
BIT 1
BIT 1
BIT 2
BIT 2
BIT 3
BIT 3
BIT 4
BIT 4
BIT 5
BIT 5
BIT 6
BIT 6
BIT 7
BIT 7
BIT
BIT
STOP
BIT
START
BIT
NEXT
START
BIT
BREAK
Figure 10-3. Sample Monitor Waveforms
The data transmit and receive rate can be anywhere from 4800 baud to
28.8 kbaud. Transmit and receive baud rates must be identical.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
10.4.3 Ec hoing
As shown in Figure 10-4, the monitor ROM immediately echoes each
received byte back to the PTA0 pin for error checking.
SENT TO
MONITOR
READ
READ
ADDR. HIGH ADDR. HIGH ADDR. LOW ADDR. LOW
DATA
ECHO
RESULT
Figure 10-4. Read Transaction
Any result of a command appears after the echo of the last byte of the
command.
10.4.4 Bre a k Sig na l
A start bit followed by nine low bits is a break signal. (See Figure 10-5.)
When the monitor receives a break signal, it drives the PTA0 pin high for
the duration of two bits before echoing the break signal.
MISSING STOP BIT
TWO-STOP-BIT DELAY BEFORE ZERO ECHO
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
Figure 10-5. Break Transaction
General Release Specification
MC68HC908MR24 — Rev. 1.0
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
Functional Description
10.4.5 Com m a nd s
The monitor ROM uses these commands:
• READ, read memory
• WRITE, write memory
• IREAD, indexed read
• IWRITE, indexed write
• READSP, read stack pointer
• RUN, run user program
Table 10-3. READ (Read Memory) Command
Description
Read byte from memory
Operand
Specifies 2-byte address in high byte:low byte order
Returns contents of specified address
$4A
Data returned
Opcode
Command sequence
SENT TO
MONITOR
READ
READ
ADDR. HIGH
ADDR. HIGH
ADDR. LOW
ADDR. LOW
DATA
ECHO
RESULT
MC68HC908MR24 — Rev. 1.0
General Release Specification
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
Table 10-4. WRITE (Write Memory) Command
Description
Write byte to memory
Operand
Specifies 2-byte address in high byte:low byte order; low byte followed by data byte
Data returned
Opcode
None
$49
Command sequence
SENT TO
MONITOR
WRITE
ECHO
WRITE
ADDR. HIGH
ADDR. HIGH
ADDR. LOW
ADDR. LOW
DATA
DATA
Table 10-5. IREAD (Indexed Read) Command
Description
Read next 2 bytes in memory from last address accessed
Specifies 2-byte address in high byte:low byte order
Returns contents of next two addresses
$1A
Operand
Data returned
Opcode
Command sequence
SENT TO
MONITOR
IREAD
IREAD
DATA
DATA
RESULT
ECHO
General Release Specification
MC68HC908MR24 — Rev. 1.0
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
Functional Description
Table 10-6. IWRITE (Indexed Write) Command
Description
Write to last address accessed + 1
Operand
Specifies single data byte
Data returned
Opcode
None
$19
Command sequence
SENT TO
MONITOR
IWRITE
IWRITE
DATA
DATA
ECHO
NOTE: A sequence of IREAD or IWRITE commands can sequentially access a
block of memory over the full 64-Kbyte memory map.
Table 10-7. READSP (Read Stack Pointer) Command
Description
Operand
Reads stack pointer
None
Data returned
Opcode
Returns stack pointer in high byte:low byte order
$0C
Command sequence
SENT TO
MONITOR
READSP
READSP
SP HIGH
SP LOW
RESULT
ECHO
MC68HC908MR24 — Rev. 1.0
General Release Specification
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Monitor ROM (MON)
Table 10-8. RUN (Run User Program) Command
Description
Executes RTI instruction
Operand
None
None
$28
Data returned
Opcode
Command sequence
SENT TO
MONITOR
RUN
RUN
ECHO
10.4.6 Ba ud Ra te
With a 4.9152-MHz crystal and the PTC2 pin at logic 1 during reset, data
is transferred between the monitor and host at 4800 baud. If the PTC2
pin is at logic 0 during reset, the monitor baud rate is 9600. When the
CGM output, CGMOUT, is driven by the PLL, the baud rate is
determined by the MUL[7:4] bits in the PLL programming register (PPG).
(See Section 8. Clock Generator Module (CGM).)
Table 10-9. Monitor Baud Rate Selection
VCO frequency multiplier (N)
1
2
3
4
5
6
Monitor
baud
rate
4800
9600
14,400
19,200
24,000
28,800
General Release Specification
MC68HC908MR24 — Rev. 1.0
Monitor ROM (MON)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 11. Tim e r Inte rfa c e (TIMA)
11.1 Conte nts
11.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206
11.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206
11.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210
11.4.1
11.4.2
11.4.3
11.4.3.1
11.4.3.2
11.4.4
11.4.4.1
11.4.4.2
11.4.4.3
TIMA Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .210
Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .212
Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .212
Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .213
Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .214
Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .215
Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .216
PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .217
11.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .218
11.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .219
11.7 TIMA During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . .219
11.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220
11.8.1
11.8.2
TIMA Clock Pin (PTE3/TCLKA). . . . . . . . . . . . . . . . . . . . .220
TIMA Channel I/O Pins (PTE4/TCH0A–PTE7/TCH3A). . .221
11.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .221
11.9.1
11.9.2
11.9.3
11.9.4
11.9.5
TIMA Status and Control Register. . . . . . . . . . . . . . . . . . .221
TIMA Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .224
TIMA Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .225
TIMA Channel Status and Control Registers . . . . . . . . . .226
TIMA Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .231
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.2 Introd uc tion
This section describes the timer interface module (TIMA). The TIMA is a
4-channel timer that provides a timing reference with input capture,
output compare, and pulse width modulation functions. Figure 11-1 is a
block diagram of the TIMA.
11.3 Fe a ture s
Features of the TIMA include:
• Four input capture/output compare channels
– Rising-edge, falling-edge, or any-edge input capture trigger
– Set, clear, or toggle output compare action
• Buffered and unbuffered pulse width modulation (PWM) signal
generation
• Programmable TIMA clock input
– Seven-frequency internal bus clock prescaler selection
– External TIMA clock input (4-MHz maximum frequency)
• Free-running or modulo up-count operation
• Toggle any channel pin on overflow
• TIMA counter stop and reset bits
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Features
TCLK
PRESCALER
PTE3/TCLKA
PRESCALER SELECT
INTERNAL
BUS CLOCK
TSTOP
TRST
PS2
PS1
PS0
16-BIT COUNTER
INTER-
RUPT
LOGIC
TOF
TOIE
16-BIT COMPARATOR
TMODH:TMODL
ELS0B
ELS0A
ELS1A
CHANNEL 0
16-BIT COMPARATOR
TCH0H:TCH0L
TOV0
CH0MAX
PTE4
PTE4/TCH0A
PTE5/TCH1A
LOGIC
CH0F
MS0B
INTER-
RUPT
LOGIC
16-BIT LATCH
CH0IE
MS0A
ELS1B
ELS2B
CHANNEL 1
16-BIT COMPARATOR
TCH1H:TCH1L
TOV1
CH1MAX
PTE5
LOGIC
CH1F
INTER-
RUPT
LOGIC
16-BIT LATCH
CH1IE
MS1A
ELS2A
CHANNEL 2
16-BIT COMPARATOR
TCH2H:TCH2L
TOV2
CH2MAX
PTE6
PTE6/TCH2A
PTE7/TCH3A
LOGIC
CH2F
MS2B
INTER-
RUPT
LOGIC
16-BIT LATCH
CH2IE
MS2A
ELS3B
ELS3A
CHANNEL 3
16-BIT COMPARATOR
TCH3H:TCH3L
TOV3
CH3MAX
PTE7
LOGIC
CH3F
INTER-
RUPT
LOGIC
16-BIT LATCH
CH3IE
MS3A
Figure 11-1. TIMA Block Diagram
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
Table 11-1. TIM I/O Register Summary
Addr.
Register Name
Bit 7
6
5
4
0
3
0
2
1
Bit 0
Read: TOF
TOIE
TSTOP
PS2
PS1
PS0
TIMA Status/Control Register
(TASC)
$000E
Write:
Reset:
Read:
Write:
Reset:
0
0
TRST
0
R
0
Bit 14
R
1
Bit 13
R
0
0
Bit 10
R
0
Bit 9
R
0
Bit 8
R
Bit 15
R
Bit 12
R
Bit 11
R
TIMA Counter Register High
(TACNTH)
$000F
$0010
$0011
$0012
$0013
$0014
$0015
$0016
$0017
0
0
0
0
0
0
0
0
Read: Bit 7
Bit 6
R
Bit 5
R
Bit 4
R
Bit 3
R
Bit 2
R
Bit 1
R
Bit 0
R
TIMA Counter Register Low
TACNTL)
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
R
0
0
0
0
0
0
0
0
Bit 15
1
14
13
12
1
11
1
10
1
9
1
1
1
Bit 8
1
TIMA Counter Modulo Reg. High
(TAMODH)
1
1
Bit 7
6
1
5
1
4
3
2
Bit 0
1
TIMA Counter Modulo Reg. Low
(TAMODL)
1
1
1
1
Read: CH0F
CH0IE
0
MS0B
0
MS0A ELS0B ELS0A TOV0 CH0MAX
TIMA Channel 0 Status/Control
Register (TASC0)
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
0
0
0
0
0
9
0
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 0 Register High
(TACH0H)
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 0 Register Low
(TACH0L)
Indeterminate after reset
MS1A ELS1B ELS1A TOV1 CH1MAX
Read: CH1F
0
R
0
CH1IE
0
TIMA Channel 1 Status/Control
Register (TASC1)
Write:
Reset:
Read:
Write:
Reset:
0
0
0
0
0
0
9
0
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 1 Register High
(TACH1H)
Indeterminate after reset
R
= Reserved
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Features
Table 11-1. TIM I/O Register Summary
Read:
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 1 Register Low
(TACH1L)
$0018
$0019
$001A
$001B
$001C
$001D
$001E
Write:
Reset:
Indeterminate after reset
MS2A ELS2B ELS2A TOV2 CH2MAX
Read: CH2F
CH2IE
0
MS2B
0
TIMA Channel 2 Status/Control
Register (TASC2)
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
0
0
0
0
0
9
0
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 2 Register High
(TACH2H)
Indeterminate after reset
Bit 7
6
5
4
3
2
1
Bit 0
TIMA Channel 2 Register Low
(TACH2L)
Indeterminate after reset
MS3A ELS3B ELS3A TOV3 CH3MAX
Read: CH3F
0
R
0
CH3IE
0
TIMA Channel 3 Status/Control
Register (TASC3)
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
0
0
0
0
0
9
0
Bit 15
14
13
12
11
10
Bit 8
TIMA Channel 3 Register High
(TACH3H)
Indeterminate after reset
Bit 7
R
6
5
4
3
2
1
Bit 0
TIMA Channel 3 Register Low
(TACH3L)
Indeterminate after reset
= Reserved
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.4 Func tiona l De sc rip tion
Figure 11-1 shows the TIMA structure. The central component of the
TIMA is the 16-bit TIMA counter that can operate as a free-running
counter or a modulo up-counter. The TIMA counter provides the timing
reference for the input capture and output compare functions. The TIMA
counter modulo registers, TAMODH–TAMODL, control the modulo
value of the TIMA counter. Software can read the TIMA counter value at
any time without affecting the counting sequence.
The four TIMA channels are programmable independently as input
capture or output compare channels.
11.4.1 TIMA Counte r Pre sc a le r
The TIMA clock source can be one of the seven prescaler outputs or the
TIMA clock pin, PTE3/TCLKA. The prescaler generates seven clock
rates from the internal bus clock. The prescaler select bits, PS[2:0], in
the TIMA status and control register select the TIMA clock source.
11.4.2 Inp ut Ca p ture
An input capture function has three basic parts: edge select logic, an
input capture latch, and a 16-bit counter. Two 8-bit registers, which make
up the 16-bit input capture register, are used to latch the value of the
free-running counter after the corresponding input capture edge detector
senses a defined transition. The polarity of the active edge is
programmable. The level transition which triggers the counter transfer is
defined by the corresponding input edge bits (ELSxB and ELSxA in
TASC0 through TASC3 control registers with x referring to the active
channel number). When an active edge occurs on the pin of an input
capture channel, the TIMA latches the contents of the TIMA counter into
the TIMA channel registers, TACHxH–TACHxL. Input captures can
generate TIMA CPU interrupt requests. Software can determine that an
input capture event has occurred by enabling input capture interrupts or
by polling the status flag bit.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Functional Description
The result obtained by an input capture will be two more than the value
of the free-running counter on the rising edge of the internal bus clock
preceding the external transition. This delay is required for internal
synchronization.
The free-running counter contents are transferred to the TIMA channel
status and control register (TACHxH–TACHxL, see 11.9.5 TIMA
Channel Registers) on each proper signal transition regardless of
whether the TIMA channel flag (CH0F–CH3F in TASC0–TASC3
registers) is set or clear. When the status flag is set, a CPU interrupt is
generated if enabled. The value of the count latched or “captured” is the
time of the event. Because this value is stored in the input capture
register 2 bus cycles after the actual event occurs, user software can
respond to this event at a later time and determine the actual time of the
event. However, this must be done prior to another input capture on the
same pin; otherwise, the previous time value will be lost.
By recording the times for successive edges on an incoming signal,
software can determine the period and/or pulse width of the signal. To
measure a period, two successive edges of the same polarity are
captured. To measure a pulse width, two alternate polarity edges are
captured. Software should track the overflows at the 16-bit module
counter to extend its range.
Another use for the input capture function is to establish a time
reference. In this case, an input capture function is used in conjunction
with an output compare function. For example, to activate an output
signal a specified number of clock cycles after detecting an input event
(edge), use the input capture function to record the time at which the
edge occurred. A number corresponding to the desired delay is added
to this captured value and stored to an output compare register (see
11.9.5 TIMA Channel Registers). Because both input captures and
output compares are referenced to the same 16-bit modulo counter, the
delay can be controlled to the resolution of the counter independent of
software latencies.
Reset does not affect the contents of the input capture channel registers.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.4.3 Outp ut Com p a re
With the output compare function, the TIMA can generate a periodic
pulse with a programmable polarity, duration, and frequency. When the
counter reaches the value in the registers of an output compare channel,
the TIMA can set, clear, or toggle the channel pin. Output compares can
generate TIMA CPU interrupt requests.
11.4.3.1 Unb uffe re d Outp ut Co m p a re
Any output compare channel can generate unbuffered output compare
pulses as described in 11.4.3 Output Compare. The pulses are
unbuffered because changing the output compare value requires writing
the new value over the old value currently in the TIMA channel registers.
An unsynchronized write to the TIMA channel registers to change an
output compare value could cause incorrect operation for up to two
counter overflow periods. For example, writing a new value before the
counter reaches the old value but after the counter reaches the new
value prevents any compare during that counter overflow period. Also,
using a TIMA overflow interrupt routine to write a new, smaller output
compare value may cause the compare to be missed. The TIMA may
pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
output compare value on channel x:
• When changing to a smaller value, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current output compare pulse. The interrupt routine has until
the end of the counter overflow period to write the new value.
• When changing to a larger output compare value, enable channel
x TIMA overflow interrupts and write the new value in the TIMA
overflow interrupt routine. The TIMA overflow interrupt occurs at
the end of the current counter overflow period. Writing a larger
value in an output compare interrupt routine (at the end of the
current pulse) could cause two output compares to occur in the
same counter overflow period.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Functional Description
11.4.3.2 Buffe re d Outp ut Co m p a re
Channels 0 and 1 can be linked to form a buffered output compare
channel whose output appears on the PTE4/TCH0A pin. The TIMA
channel registers of the linked pair alternately control the output.
Setting the MS0B bit in TIMA channel 0 status and control register
(TASC0) links channel 0 and channel 1. The output compare value in the
TIMA channel 0 registers initially controls the output on the
PTE4/TCH0A pin. Writing to the TIMA channel 1 registers enables the
TIMA channel 1 registers to synchronously control the output after the
TIMA overflows. At each subsequent overflow, the TIMA channel
registers (0 or 1) that control the output are the ones written to last.
TASC0 controls and monitors the buffered output compare function, and
TIMA channel 1 status and control register (TASC1) is unused. While the
MS0B bit is set, the channel 1 pin, PTE5/TCH1A, is available as a
general-purpose I/O pin.
Channels 2 and 3 can be linked to form a buffered output compare
channel whose output appears on the PTE6/TCH2A pin. The TIMA
channel registers of the linked pair alternately control the output.
Setting the MS2B bit in TIMA channel 2 status and control register
(TASC2) links channel 2 and channel 3. The output compare value in the
TIMA channel 2 registers initially controls the output on the
PTE6/TCH2A pin. Writing to the TIMA channel 3 registers enables the
TIMA channel 3 registers to synchronously control the output after the
TIMA overflows. At each subsequent overflow, the TIMA channel
registers (2 or 3) that control the output are the ones written to last.
TASC2 controls and monitors the buffered output compare function, and
TIMA channel 3 status and control register (TASC3) is unused. While the
MS2B bit is set, the channel 3 pin, PTE7/TCH3A, is available as a
general-purpose I/O pin.
NOTE: In buffered output compare operation, do not write new output compare
values to the currently active channel registers. Writing to the active
channel registers is the same as generating unbuffered output
compares.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.4.4 Pulse Wid th Mod ula tion (PWM)
By using the toggle-on-overflow feature with an output compare
channel, the TIMA can generate a PWM signal. The value in the TIMA
counter modulo registers determines the period of the PWM signal. The
channel pin toggles when the counter reaches the value in the TIMA
counter modulo registers. The time between overflows is the period of
the PWM signal.
As Figure 11-2 shows, the output compare value in the TIMA channel
registers determines the pulse width of the PWM signal. The time
between overflow and output compare is the pulse width. Program the
TIMA to clear the channel pin on output compare if the state of the PWM
pulse is logic 1. Program the TIMA to set the pin if the state of the PWM
pulse is logic 0.
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PULSE
WIDTH
PTEx/TCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
Figure 11-2. PWM Period and Pulse Width
The value in the TIMA counter modulo registers and the selected
prescaler output determines the frequency of the PWM output. The
frequency of an 8-bit PWM signal is variable in 256 increments. Writing
$00FF (255) to the TIMA counter modulo registers produces a PWM
period of 256 times the internal bus clock period if the prescaler select
value is $000 (see 11.9.1 TIMA Status and Control Register).
The value in the TIMA channel registers determines the pulse width of
the PWM output. The pulse width of an 8-bit PWM signal is variable in
256 increments. Writing $0080 (128) to the TIMA channel registers
produces a duty cycle of 128/256 or 50%.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Functional Description
11.4.4.1 Unb uffe re d PWM Sig na l Ge ne ra tio n
Any output compare channel can generate unbuffered PWM pulses as
described in 11.4.4 Pulse Width Modulation (PWM). The pulses are
unbuffered because changing the pulse width requires writing the new
pulse width value over the value currently in the TIMA channel registers.
An unsynchronized write to the TIMA channel registers to change a
pulse width value could cause incorrect operation for up to two PWM
periods. For example, writing a new value before the counter reaches
the old value but after the counter reaches the new value prevents any
compare during that PWM period. Also, using a TIMA overflow interrupt
routine to write a new, smaller pulse width value may cause the compare
to be missed. The TIMA may pass the new value before it is written to
the TIMA channel registers.
Use the following methods to synchronize unbuffered changes in the
PWM pulse width on channel x:
• When changing to a shorter pulse width, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current pulse. The interrupt routine has until the end of the
PWM period to write the new value.
• When changing to a longer pulse width, enable channel x TIMA
overflow interrupts and write the new value in the TIMA overflow
interrupt routine. The TIMA overflow interrupt occurs at the end of
the current PWM period. Writing a larger value in an output
compare interrupt routine (at the end of the current pulse) could
cause two output compares to occur in the same PWM period.
NOTE: In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to self-
correct in the event of software error or noise. Toggling on output
compare also can cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.4.4.2 Buffe re d PWM Sig na l Ge ne ra tio n
Channels 0 and 1 can be linked to form a buffered PWM channel whose
output appears on the PTE4/TCH0A pin. The TIMA channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS0B bit in TIMA channel 0 status and control register
(TASC0) links channel 0 and channel 1. The TIMA channel 0 registers
initially control the pulse width on the PTE4/TCH0A pin. Writing to the
TIMA channel 1 registers enables the TIMA channel 1 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (0 or
1) that control the pulse width are the ones written to last. TASC0
controls and monitors the buffered PWM function, and TIMA channel 1
status and control register (TASC1) is unused. While the MS0B bit is set,
the channel 1 pin, PTE5/TCH1A, is available as a general-purpose I/O
pin.
Channels 2 and 3 can be linked to form a buffered PWM channel whose
output appears on the PTE6/TCH2A pin. The TIMA channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS2B bit in TIMA channel 2 status and control register
(TASC2) links channel 2 and channel 3. The TIMA channel 2 registers
initially control the pulse width on the PTE6/TCH2A pin. Writing to the
TIMA channel 3 registers enables the TIMA channel 3 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMA channel registers (2 or
3) that control the pulse width are the ones written to last. TASC2
controls and monitors the buffered PWM function, and TIMA channel 3
status and control register (TASC3) is unused. While the MS2B bit is set,
the channel 3 pin, PTE7/TCH3A, is available as a general-purpose I/O
pin.
NOTE: In buffered PWM signal generation, do not write new pulse width values
to the currently active channel registers. Writing to the active channel
registers is the same as generating unbuffered PWM signals.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Functional Description
11.4.4.3 PWM Initia liza tio n
To ensure correct operation when generating unbuffered or buffered
PWM signals, use the following initialization procedure:
1. In the TIMA status and control register (TASC):
a. Stop the TIMA counter by setting the TIMA stop bit, TSTOP.
b. Reset the TIMA counter by setting the TIMA reset bit, TRST.
2. In the TIMA counter modulo registers (TAMODH–TAMODL), write
the value for the required PWM period.
3. In the TIMA channel x registers (TACHxH–TACHxL), write the
value for the required pulse width.
4. In TIMA channel x status and control register (TSCx):
a. Write 0:1 (for unbuffered output compare or PWM signals) or
1:0 (for buffered output compare or PWM signals) to the mode
select bits, MSxB–MSxA. (See Table 11-3.)
b. Write 1 to the toggle-on-overflow bit, TOVx.
c. Write 1:0 (to clear output on compare) or 1:1 (to set output on
compare) to the edge/level select bits, ELSxB–ELSxA. The
output action on compare must force the output to the
complement of the pulse width level. (See Table 11-3.)
NOTE: In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to self-
correct in the event of software error or noise. Toggling on output
compare can also cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
5. In the TIMA status control register (TASC), clear the TIMA stop bit,
TSTOP.
Setting MS0B links channels 0 and 1 and configures them for buffered
PWM operation. The TIMA channel 0 registers (TACH0H–TACH0L)
initially control the buffered PWM output. TIMA status control register 0
(TASC0) controls and monitors the PWM signal from the linked
channels. MS0B takes priority over MS0A.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
Setting MS2B links channels 2 and 3 and configures them for buffered
PWM operation. The TIMA channel 2 registers (TACH2H–TACH2L)
initially control the PWM output. TIMA status control register 2 (TASC2)
controls and monitors the PWM signal from the linked channels. MS2B
takes priority over MS2A.
Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on
TIMA overflows. Subsequent output compares try to force the output to
a state it is already in and have no effect. The result is a 0% duty cycle
output.
Setting the channel x maximum duty cycle bit (CHxMAX) and clearing
the TOVx bit generates a 100% duty cycle output. (See 11.9.4 TIMA
Channel Status and Control Registers.)
11.5 Inte rrup ts
The following TIMA sources can generate interrupt requests:
• TIMA overflow flag (TOF) — The TOF bit is set when the TIMA
counter value rolls over to $0000 after matching the value in the
TIMA counter modulo registers. The TIMA overflow interrupt
enable bit, TOIE, enables TIMA overflow CPU interrupt requests.
TOF and TOIE are in the TIMA status and control register.
• TIMA channel flags (CH3F–CH0F) — The CHxF bit is set when an
input capture or output compare occurs on channel x. Channel x
TIMA CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
Wait Mode
11.6 Wa it Mod e
The WAIT instruction puts the MCU in low-power consumption standby
mode.
The TIMA remains active after the execution of a WAIT instruction. In
wait mode, the TIMA registers are not accessible by the CPU. Any
enabled CPU interrupt request from the TIMA can bring the MCU out of
wait mode.
If TIMA functions are not required during wait mode, reduce power
consumption by stopping the TIMA before executing the WAIT
instruction.
11.7 TIMA During Bre a k Inte rrup ts
A break interrupt stops the TIMA counter and inhibits input captures.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. (See 7.7.4 SIM Break Flag Control
Register.)
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.8 I/ O Sig na ls
Port E shares five of its pins with the TIMA. PTE3/TCLKA is an external
clock input to the TIMA prescaler. The four TIMA channel I/O pins are
PTE4/TCH0A, PTE5/TCH1A, PTE6/TCH2A, and PTE7/TCH3A.
11.8.1 TIMA Cloc k Pin (PTE3/ TCLKA)
PTE3/TCLKA is an external clock input that can be the clock source for
the TIMA counter instead of the prescaled internal bus clock. Select the
PTE3/TCLKA input by writing logic 1s to the three prescaler select bits,
PS[2:0]. (See 11.9.1 TIMA Status and Control Register.) The
minimum TCLK pulse width, TCLK
1
or TCLK
, is:
LMIN
HMIN
------------------------------------- + t SU
bus frequency
The maximum TCLK frequency is the least: 4 MHz or bus frequency ÷ 2.
PTE3/TCLKA is available as a general-purpose I/O pin or ADC channel
when not used as the TIMA clock input. When the PTE3/TCLKA pin is
the TIMA clock input, it is an input regardless of the state of the DDRE3
bit in data direction register E.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
11.8.2 TIMA Cha nne l I/ O Pins (PTE4/ TCH0A–PTE7/ TCH3A)
Each channel I/O pin is programmable independently as an input
capture pin or an output compare pin. PTE2/TCH0 and PTE4/TCH2 can
be configured as buffered output compare or buffered PWM pins.
11.9 I/ O Re g iste rs
These I/O registers control and monitor TIMA operation:
• TIMA status and control register (TASC)
• TIMA control registers (TACNTH–TACNTL)
• TIMA counter modulo registers (TAMODH–TAMODL)
• TIMA channel status and control registers (TASC0, TASC1,
TASC2, and TASC3)
• TIMA channel registers (TACH0H–TACH0L, TACH1H–TACH1L,
TACH2H–TACH2L, and TACH3H–TACH3L)
11.9.1 TIMA Sta tus a nd Control Re g iste r
The TIMA status and control register:
• Enables TIMA overflow interrupts
• Flags TIMA overflows
• Stops the TIMA counter
• Resets the TIMA counter
• Prescales the TIMA counter clock
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
Address: $000E
Bit 7
TOF
6
5
TSTOP
1
4
0
3
0
2
PS2
0
1
PS1
0
Bit 0
PS0
0
Read:
TOIE
Write:
Reset:
0
0
TRST
0
R
0
0
R
= Reserved
Figure 11-3. TIMA Status and Control Register (TASC)
TOF — TIMA Overflow Flag Bit
This read/write flag is set when the TIMA counter resets to $0000 after
reaching the modulo value programmed in the TIMA counter modulo
registers. Clear TOF by reading the TIMA status and control register
when TOF is set and then writing a logic 0 to TOF. If another TIMA
overflow occurs before the clearing sequence is complete, then
writing logic 0 to TOF has no effect. Therefore, a TOF interrupt
request cannot be lost due to inadvertent clearing of TOF. Reset
clears the TOF bit. Writing a logic 1 to TOF has no effect.
1 = TIMA counter has reached modulo value
0 = TIMA counter has not reached modulo value
TOIE — TIMA Overflow Interrupt Enable Bit
This read/write bit enables TIMA overflow interrupts when the TOF bit
becomes set. Reset clears the TOIE bit.
1 = TIMA overflow interrupts enabled
0 = TIMA overflow interrupts disabled
TSTOP — TIMA Stop Bit
This read/write bit stops the TIMA counter. Counting resumes when
TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMA
counter until software clears the TSTOP bit.
1 = TIMA counter stopped
0 = TIMA counter active
NOTE: Do not set the TSTOP bit before entering wait mode if the TIMA is
required to exit wait mode. Also when the TSTOP bit is set and the timer
is configured for input capture operation, input captures are inhibited
until the TSTOP bit is cleared.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
TRST — TIMA Reset Bit
Setting this write-only bit resets the TIMA counter and the TIMA
prescaler. Setting TRST has no effect on any other registers.
Counting resumes from $0000. TRST is cleared automatically after
the TIMA counter is reset and always reads as logic 0. Reset clears
the TRST bit.
1 = Prescaler and TIMA counter cleared
0 = No effect
NOTE: Setting the TSTOP and TRST bits simultaneously stops the TIMA
counter at a value of $0000.
PS[2:0] — Prescaler Select Bits
These read/write bits select either the PTD6/ATD14/TCLK pin or one
of the seven prescaler outputs as the input to the TIMA counter as
Table 11-2 shows. Reset clears the PS[2:0] bits.
Table 11-2. Prescaler Selection
PS[2:0]
000
TIMA Clock Source
Internal Bus Clock ÷1
Internal Bus Clock ÷ 2
Internal Bus Clock ÷ 4
Internal Bus Clock ÷ 8
Internal Bus Clock ÷ 16
Internal Bus Clock ÷ 32
Internal Bus Clock ÷ 64
PTD6/ATD14/TCLK
001
010
011
100
101
110
111
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.9.2 TIMA Counte r Re g iste rs
The two read-only TIMA counter registers contain the high and low bytes
of the value in the TIMA counter. Reading the high byte (TACNTH)
latches the contents of the low byte (TACNTL) into a buffer. Subsequent
reads of TACNTH do not affect the latched TACNTL value until TACNTL
is read. Reset clears the TIMA counter registers. Setting the TIMA reset
bit (TRST) also clears the TIMA counter registers.
NOTE: If TACNTH is read during a break interrupt, be sure to unlatch TACNTL
by reading TACNTL before exiting the break interrupt. Otherwise,
TACNTL retains the value latched during the break.
Register Name and Address: TACNTH — $000F
Bit 7
6
BIT 14
R
5
BIT 13
R
4
BIT 12
R
3
BIT 11
R
2
BIT 10
R
1
BIT 9
R
Bit 0
BIT 8
R
Read: BIT 15
Write:
Reset:
R
0
0
0
0
0
0
0
0
Register Name and Address: TACNTL — $0010
Bit 7
6
5
BIT 5
R
4
BIT 4
R
3
BIT 3
R
2
BIT 2
R
1
BIT 1
R
Bit 0
BIT 0
R
Read: BIT 7
BIT 6
Write:
Reset:
R
0
R
0
0
0
0
0
0
0
R
= Reserved
Figure 11-4. TIMA Counter Registers (TACNTH and TACNTL)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
11.9.3 TIMA Counte r Mod ulo Re g iste rs
The read/write TIMA modulo registers contain the modulo value for the
TIMA counter. When the TIMA counter reaches the modulo value, the
overflow flag (TOF) becomes set, and the TIMA counter resumes
counting from $0000 at the next clock. Writing to the high byte
(TAMODH) inhibits the TOF bit and overflow interrupts until the low byte
(TAMODL) is written. Reset sets the TIMA counter modulo registers.
Register Name and Address: TAMODH — $0011
Bit 7
BIT 15
1
6
BIT 14
1
5
BIT 13
1
4
BIT 12
1
3
BIT 11
1
2
BIT 10
1
1
BIT 9
1
Bit 0
BIT 8
1
Read:
Write:
Reset:
Register Name and Address: TAMODL — $0012
Bit 7
BIT 7
1
6
BIT 6
1
5
BIT 5
1
4
BIT 4
1
3
BIT 3
1
2
BIT 2
1
1
BIT 1
1
Bit 0
BIT 0
1
Read:
Write:
Reset:
Figure 11-5. TIMA Counter Modulo Registers
(TAMODH and TAMODL)
NOTE: Reset the TIMA counter before writing to the TIMA counter modulo
registers.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
11.9.4 TIMA Cha nne l Sta tus a nd Control Re g iste rs
Each of the TIMA channel status and control registers:
• Flags input captures and output compares
• Enables input capture and output compare interrupts
• Selects input capture, output compare, or PWM operation
• Selects high, low, or toggling output on output compare
• Selects rising edge, falling edge, or any edge as the active input
capture trigger
• Selects output toggling on TIMA overflow
• Selects 100% PWM duty cycle
• Selects buffered or unbuffered output compare/PWM operation
Register Name and Address: TASC0 — $0013
Bit 7
6
CH0IE
0
5
MS0B
0
4
MS0A
0
3
ELS0B
0
2
ELS0A
0
1
TOV0
0
Bit 0
CH0MAX
0
Read: CH0F
Write:
Reset:
0
0
Register Name and Address: TASC1 — $0016
Bit 7
6
5
0
4
MS1A
0
3
ELS1B
0
2
ELS1A
0
1
TOV1
0
Bit 0
CH1MAX
0
Read: CH1F
CH1IE
Write:
Reset:
0
0
R
0
0
R
= Reserved
Figure 11-6. TIMA Channel Status
and Control Registers (TASC0–TASC3)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
Register Name and Address: TASC2 — $0019
Bit 7
6
CH2IE
0
5
MS2B
0
4
MS2A
0
3
ELS2B
0
2
ELS2A
0
1
TOV2
0
Bit 0
CH2MAX
0
Read: CH2F
Write:
Reset:
0
0
Register Name and Address: TASC3 — $001C
Bit 7
6
CH3IE
0
5
0
4
MS3A
0
3
ELS3B
0
2
ELS3A
0
1
TOV3
0
Bit 0
CH3MAX
0
Read: CH3F
Write:
Reset:
0
0
R
0
R
= Reserved
Figure 11-6. TIMA Channel Status
and Control Registers (TASC0–TASC3) (Continued)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
CHxF — Channel x Flag Bit
When channel x is an input capture channel, this read/write bit is set
when an active edge occurs on the channel x pin. When channel x is
an output compare channel, CHxF is set when the value in the TIMA
counter registers matches the value in the TIMA channel x registers.
When CHxIE = 0, clear CHxF by reading TIMA channel x status and
control register with CHxF set, and then writing a logic 0 to CHxF. If
another interrupt request occurs before the clearing sequence is
complete, then writing logic 0 to CHxF has no effect. Therefore, an
interrupt request cannot be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x Interrupt Enable Bit
This read/write bit enables TIMA CPU interrupts on channel x.
Reset clears the CHxIE bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MSxB — Mode Select Bit B
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIMA channel 0 and TIMA channel 2 status
and control registers.
Setting MS0B disables the channel 1 status and control register and
reverts TCH1A pin to general-purpose I/O.
Setting MS2B disables the channel 3 status and control register and
reverts TCH3A pin to general-purpose I/O.
Reset clears the MSxB bit.
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
MSxA — Mode Select Bit A
When ELSxB:A ≠ 00, this read/write bit selects either input capture
operation or unbuffered output compare/PWM operation. (See Table
11-3.)
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
When ELSxB:A = 00, this read/write bit selects the initial output level
of the TCHxA pin once PWM, input capture, or output compare
operation is enabled. (See Table 11-3.). Reset clears the MSxA bit.
1 = Initial output level low
0 = Initial output level high
NOTE: Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIMA status and control register
(TASC).
ELSxB and ELSxA — Edge/Level Select Bits
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to port E, and pin PTEx/TCHxA is available as a general-purpose I/O
pin. However, channel x is at a state determined by these bits and
becomes transparent to the respective pin when PWM, input capture,
or output compare mode is enabled. Table 11-3 shows how ELSxB
and ELSxA work. Reset clears the ELSxB and ELSxA bits.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
Table 11-3. Mode, Edge, and Level Selection
MSxB:MSxA ELSxB:ELSxA
Mode
Configuration
Pin under Port Control;
Initialize Timer
Output Level High
X0
X1
00
00
Output
Preset
Pin under Port Control;
Initialize Timer
Output Level Low
00
00
00
01
01
01
1X
1X
01
10
11
01
10
11
01
10
Capture on Rising Edge Only
Capture on Falling Edge Only
Capture on Rising or Falling Edge
Toggle Output on Compare
Input
Capture
Output
Compare Clear Output on Compare
or PWM
Set Output on Compare
Buffered
Output
Compare
orBuffered
PWM
Toggle Output on Compare
Clear Output on Compare
1X
11
Set Output on Compare
NOTE: Before enabling a TIMA channel register for input capture operation,
make sure that the PTEx/TACHx pin is stable for at least two bus clocks.
TOVx — Toggle-On-Overflow Bit
When channel x is an output compare channel, this read/write bit
controls the behavior of the channel x output when the TIMA counter
overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
1 = Channel x pin toggles on TIMA counter overflow.
0 = Channel x pin does not toggle on TIMA counter overflow.
NOTE: When TOVx is set, a TIMA counter overflow takes precedence over a
channel x output compare if both occur at the same time.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic 0, setting the CHxMAX bit forces the
duty cycle of buffered and unbuffered PWM signals to 100%. As
Figure 11-7 shows, the CHxMAX bit takes effect in the cycle after it
is set or cleared. Also, TOVx bit takes effect in the cycle in which it is
set or cleared. The output stays at the 100% duty cycle level until the
cycle after CHxMAX is cleared.
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PTEx/TCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
CHxMAX
TOVx
Figure 11-7. CHxMAX Latency
11.9.5 TIMA Cha nne l Re g iste rs
These read/write registers contain the captured TIMA counter value of
the input capture function or the output compare value of the output
compare function. The state of the TIMA channel registers after reset is
unknown.
In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the
TIMA channel x registers (TACHxH) inhibits input captures until the low
byte (TACHxL) is read.
In output compare mode (MSxB:MSxA ≠ 0:0), writing to the high byte of
the TIMA channel x registers (TACHxH) inhibits output compares until
the low byte (TACHxL) is written.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
Register Name and Address: TACH0H — $0014
Bit 7
6
5
4
3
2
1
Bit 0
Bit 8
Read:
Write:
Reset:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Indeterminate after Reset
Register Name and Address: TACH0L — $0015
Bit 7
6
5
4
3
2
1
Bit 0
Bit 0
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Indeterminate after Reset
Register Name and Address: TACH1H — $0017
Bit 7
6
5
4
3
2
1
Bit 0
Bit 8
Read:
Write:
Reset:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Indeterminate after Reset
Register Name and Address: TACH1L — $0018
Bit 7
6
5
4
3
2
1
Bit 0
Bit 0
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Indeterminate after Reset
Register Name and Address: TACH2H — $001A
Bit 7
6
5
4
3
2
1
Bit 0
Bit 8
Read:
Write:
Reset:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Indeterminate after Reset
Figure 11-8. TIMA Channel Registers
(TACH0H/L–TACH3H/L) (Sheet 1 of 2)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMA)
I/O Registers
Register Name and Address: TACH2L — $001B
Bit 7
6
5
4
3
2
1
Bit 0
Bit 0
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Indeterminate after Reset
Register Name and Address: TACH3H — $001D
Bit 7
6
5
4
3
2
1
Bit 0
Bit 8
Read:
Write:
Reset:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Indeterminate after Reset
Register Name and Address: TACH3L — $001E
Bit 7
6
5
4
3
2
1
Bit 0
Bit 0
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Indeterminate after Reset
Figure 11-8. TIMA Channel Registers
(TACH0H/L–TACH3H/L) (Sheet 2 of 2)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMA)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMA)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 12. Tim e r Inte rfa c e (TIMB)
12.1 Conte nts
12.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .235
12.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236
12.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236
12.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239
12.4.1
12.4.2
12.4.3
12.4.3.1
12.4.3.2
12.4.4
12.4.4.1
12.4.4.2
12.4.4.3
TIMB Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .239
Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .241
Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .241
Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .242
Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .242
Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .243
Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .244
PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .245
12.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .246
12.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .247
12.7 TIMB During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . . .247
12.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .248
12.8.1
12.8.2
TIMB Clock Pin (PTE0/TCLKB). . . . . . . . . . . . . . . . . . . . .248
TIMB Channel I/O Pins
(PTE1/TCH0B–PTE2/TCH1B) . . . . . . . . . . . . . . . . . . .248
12.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .249
12.9.1
12.9.2
12.9.3
12.9.4
12.9.5
TIMB Status and Control Register. . . . . . . . . . . . . . . . . . .249
TIMB Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .252
TIMB Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .253
TIMB Channel Status and Control Registers . . . . . . . . . .254
TIMB Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .258
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
12.2 Introd uc tion
This section describes the timer interface module (TIMB). The TIMB is a
2-channel timer that provides a timing reference with input capture,
output compare, and pulse width modulation functions. Figure 12-1 is a
block diagram of the TIMB.
12.3 Fe a ture s
Features of the TIMB include:
• Two input capture/output compare channels
– Rising-edge, falling-edge, or any-edge input capture trigger
– Set, clear, or toggle output compare action
• Buffered and unbuffered pulse width modulation (PWM) signal
generation
• Programmable TIMB clock input
– Seven-frequency internal bus clock prescaler selection
– External TIMB clock input (4-MHz maximum frequency)
• Free-running or modulo up-count operation
• Toggle any channel pin on overflow
• TIMB counter stop and reset bits
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
Features
TCLK
PRESCALER
PTE0/TCLKB
PRESCALER SELECT
INTERNAL
BUS CLOCK
TSTOP
TRST
PS2
PS1
PS0
16-BIT COUNTER
INTER-
RUPT
LOGIC
TOF
TOIE
16-BIT COMPARATOR
TMODH:TMODL
ELS0B
ELS0A
ELS1A
CHANNEL 0
16-BIT COMPARATOR
TCH0H:TCH0L
TOV0
CH0MAX
PTE1
PTE1/TCH0B
PTE2/TCH1B
LOGIC
CH0F
MS0B
INTER-
RUPT
LOGIC
16-BIT LATCH
CH0IE
MS0A
ELS1B
CHANNEL 1
16-BIT COMPARATOR
TCH1H:TCH1L
TOV1
CH1MAX
PTE2
LOGIC
CH1F
INTER-
RUPT
LOGIC
16-BIT LATCH
CH1IE
MS1A
Figure 12-1. TIMB Block Diagram
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
Table 12-1. TIMB I/O Register Summary
Addr.
Register Name
Bit 7
6
5
4
0
3
0
2
1
Bit 0
Read: TOF
TOIE
TSTOP
PS2
PS1
PS0
TIMB Status/Control Register
(TBSC)
$0051
Write:
Reset:
0
0
TRST
0
R
0
Bit 14
R
1
Bit 13
R
0
0
Bit 10
R
0
Bit 9
R
0
Bit 8
R
Read: Bit 15
Bit 12
R
Bit 11
R
TIMB Counter Register High
(TBCNTH)
$0052
$0053
$0054
$0055
$0056
$0057
$0058
$0059
$005A
$005B
Write:
Reset:
R
0
0
0
0
0
0
0
0
Read; Bit 7
Bit 6
R
Bit 5
R
Bit 4
R
Bit 3
R
Bit 2
R
Bit 1
R
Bit 0
R
TIMB Counter Register Low
(TBCNTL)
Write:
Reset:
Read:
R
0
0
0
0
0
0
0
0
TIMB Counter Modulo Register
Bit 15
1
Bit 14
1
Bit 13
1
Bit 12
1
Bit 11
1
Bit 10
1
Bit 9
1
Bit 8
1
High Write:
(TBMODH)
Reset:
Read:
TIMB Counter Modulo Register
Bit 7
1
Bit 6
1
Bit 5
1
Bit 4
1
Bit 3
1
Bit 2
1
Bit 1
1
Bit 0
1
Low Write:
(TBMODL)
Reset:
Read: CH0F
TIMB Channel 0 Status/Control
(TBSC0)
CH0IE
0
MS0B
0
MS0A ELS0B ELS0A TOV0 CH0MAX
Register Write:
0
0
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
0
0
0
0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
TIMB Channel 0 Register High
(TBCH0H)
Indeterminate after reset
Bit 4 Bit 3
Indeterminate after reset
MS1A ELS1B ELS1A TOV1 CH1MAX
Bit 7
Bit 6
Bit 5
Bit 2
Bit 1
Bit 0
TIMB Channel 0 Register Low
(TBCH0L)
Read: CH1F
0
R
0
TIMB Channel 1 Status/Control
(TBSC1)
CH1IE
0
Register Write:
0
0
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
0
0
0
0
0
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
TIMB Channel 1 Register High
(TBCH1H)
Indeterminate after reset
Bit 4 Bit 3
Indeterminate after reset
Bit 7
R
Bit 6
Bit 5
Bit 2
Bit 1
Bit 0
TIMB Channel 1 Register Low
(TBCH1L)
= Reserved
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
Functional Description
12.4 Func tiona l De sc rip tion
Figure 12-1 shows the TIMB structure. The central component of the
TIMB is the 16-bit TIMB counter that can operate as a free-running
counter or a modulo up-counter. The TIMB counter provides the timing
reference for the input capture and output compare functions. The TIMB
counter modulo registers, TBMODH–TBMODL, control the modulo
value of the TIMB counter. Software can read the TIMB counter value at
any time without affecting the counting sequence.
The two TIMB channels are programmable independently as input
capture or output compare channels.
12.4.1 TIMB Counte r Pre sc a le r
The TIMB clock source can be one of the seven prescaler outputs or the
TIMB clock pin, PTE0/TCLKB. The prescaler generates seven clock
rates from the internal bus clock. The prescaler select bits, PS[2:0], in
the TIMB status and control register select the TIMB clock source.
12.4.2 Inp ut Ca p ture
An input capture function has three basic parts: edge select logic, an
input capture latch, and a 16-bit counter. Two 8-bit registers, which make
up the 16-bit input capture register, are used to latch the value of the
free-running counter after the corresponding input capture edge detector
senses a defined transition. The polarity of the active edge is
programmable. The level transition which triggers the counter transfer is
defined by the corresponding input edge bits (ELSxB and ELSxA in
TBSC0 through TBSC1 control registers with x referring to the active
channel number). When an active edge occurs on the pin of an input
capture channel, the TIMB latches the contents of the TIMB counter into
the TIMB channel registers, TCHxH–TCHxL. Input captures can
generate TIMB CPU interrupt requests. Software can determine that an
input capture event has occurred by enabling input capture interrupts or
by polling the status flag bit.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
The result obtained by an input capture will be two more than the value
of the free-running counter on the rising edge of the internal bus clock
preceding the external transition. This delay is required for internal
synchronization.
The free-running counter contents are transferred to the TIMB channel
status and control register (TBCHxH–TBCHxL, see 12.9.5 TIMB
Channel Registers) on each proper signal transition regardless of
whether the TIMB channel flag (CH0F–CH1F in TBSC0–TBSC1
registers) is set or clear. When the status flag is set, a CPU interrupt is
generated if enabled. The value of the count latched or “captured” is the
time of the event. Because this value is stored in the input capture
register 2 bus cycles after the actual event occurs, user software can
respond to this event at a later time and determine the actual time of the
event. However, this must be done prior to another input capture on the
same pin; otherwise, the previous time value will be lost.
By recording the times for successive edges on an incoming signal,
software can determine the period and/or pulse width of the signal. To
measure a period, two successive edges of the same polarity are
captured. To measure a pulse width, two alternate polarity edges are
captured. Software should track the overflows at the 16-bit module
counter to extend its range.
Another use for the input capture function is to establish a time
reference. In this case, an input capture function is used in conjunction
with an output compare function. For example, to activate an output
signal a specified number of clock cycles after detecting an input event
(edge), use the input capture function to record the time at which the
edge occurred. A number corresponding to the desired delay is added
to this captured value and stored to an output compare register (see
12.9.5 TIMB Channel Registers). Because both input captures and
output compares are referenced to the same 16-bit modulo counter, the
delay can be controlled to the resolution of the counter independent of
software latencies.
Reset does not affect the contents of the input capture channel register
(TBCHxH–TBCHxL).
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
Functional Description
12.4.3 Outp ut Com p a re
With the output compare function, the TIMB can generate a periodic
pulse with a programmable polarity, duration, and frequency. When the
counter reaches the value in the registers of an output compare channel,
the TIMB can set, clear, or toggle the channel pin. Output compares can
generate TIMB CPU interrupt requests.
12.4.3.1 Unb uffe re d Outp ut Co m p a re
Any output compare channel can generate unbuffered output compare
pulses as described in 12.4.3 Output Compare. The pulses are
unbuffered because changing the output compare value requires writing
the new value over the old value currently in the TIMB channel registers.
An unsynchronized write to the TIMB channel registers to change an
output compare value could cause incorrect operation for up to two
counter overflow periods. For example, writing a new value before the
counter reaches the old value but after the counter reaches the new
value prevents any compare during that counter overflow period. Also,
using a TIMB overflow interrupt routine to write a new, smaller output
compare value may cause the compare to be missed. The TIMB may
pass the new value before it is written.
Use the following methods to synchronize unbuffered changes in the
output compare value on channel x:
• When changing to a smaller value, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current output compare pulse. The interrupt routine has until
the end of the counter overflow period to write the new value.
• When changing to a larger output compare value, enable channel
x TIMB overflow interrupts and write the new value in the TIMB
overflow interrupt routine. The TIMB overflow interrupt occurs at
the end of the current counter overflow period. Writing a larger
value in an output compare interrupt routine (at the end of the
current pulse) could cause two output compares to occur in the
same counter overflow period.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
12.4.3.2 Buffe re d Outp ut Co m p a re
Channels 0 and 1 can be linked to form a buffered output compare
channel whose output appears on the PTE1/TCH0B pin. The TIMB
channel registers of the linked pair alternately control the output.
Setting the MS0B bit in TIMB channel 0 status and control register
(TBSC0) links channel 0 and channel 1. The output compare value in the
TIMB channel 0 registers initially controls the output on the
PTE1/TCH0B pin. Writing to the TIMB channel 1 registers enables the
TIMB channel 1 registers to synchronously control the output after the
TIMB overflows. At each subsequent overflow, the TIMB channel
registers (0 or 1) that control the output are the ones written to last. TSC0
controls and monitors the buffered output compare function, and TIMB
channel 1 status and control register (TBSC1) is unused. While the
MS0B bit is set, the channel 1 pin, PTE2/TCH1B, is available as a
general-purpose I/O pin.
NOTE: Channels 2 and 3 and channels 4 and 5 can be linked to operate as
specified above.
In buffered output compare operation, do not write new output compare
values to the currently active channel registers. Writing to the active
channel registers is the same as generating unbuffered output
compares.
12.4.4 Pulse Wid th Mod ula tion (PWM)
By using the toggle-on-overflow feature with an output compare
channel, the TIMB can generate a PWM signal. The value in the TIMB
counter modulo registers determines the period of the PWM signal. The
channel pin toggles when the counter reaches the value in the TIMB
counter modulo registers. The time between overflows is the period of
the PWM signal.
As Figure 12-2 shows, the output compare value in the TIMB channel
registers determines the pulse width of the PWM signal. The time
between overflow and output compare is the pulse width. Program the
TIMB to clear the channel pin on output compare if the state of the PWM
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
Functional Description
pulse is logic 1. Program the TIMB to set the pin if the state of the PWM
pulse is logic 0.
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PULSE
WIDTH
PTEx/TCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
Figure 12-2. PWM Period and Pulse Width
The value in the TIMB counter modulo registers and the selected
prescaler output determines the frequency of the PWM output. The
frequency of an 8-bit PWM signal is variable in 256 increments. Writing
$00FF (255) to the TIMB counter modulo registers produces a PWM
period of 256 times the internal bus clock period if the prescaler select
value is $000 (see 12.9.1 TIMB Status and Control Register).
The value in the TIMB channel registers determines the pulse width of
the PWM output. The pulse width of an 8-bit PWM signal is variable in
256 increments. Writing $0080 (128) to the TIMB channel registers
produces a duty cycle of 128/256 or 50%.
12.4.4.1 Unb uffe re d PWM Sig na l Ge ne ra tio n
Any output compare channel can generate unbuffered PWM pulses as
described in 12.4.4 Pulse Width Modulation (PWM). The pulses are
unbuffered because changing the pulse width requires writing the new
pulse width value over the value currently in the TIMB channel registers.
An unsynchronized write to the TIMB channel registers to change a
pulse width value could cause incorrect operation for up to two PWM
periods. For example, writing a new value before the counter reaches
the old value but after the counter reaches the new value prevents any
compare during that PWM period. Also, using a TIMB overflow interrupt
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
routine to write a new, smaller pulse width value may cause the compare
to be missed. The TIMB may pass the new value before it is written to
the TIMB channel registers.
Use the following methods to synchronize unbuffered changes in the
PWM pulse width on channel x:
• When changing to a shorter pulse width, enable channel x output
compare interrupts and write the new value in the output compare
interrupt routine. The output compare interrupt occurs at the end
of the current pulse. The interrupt routine has until the end of the
PWM period to write the new value.
• When changing to a longer pulse width, enable channel x TIMB
overflow interrupts and write the new value in the TIMB overflow
interrupt routine. The TIMB overflow interrupt occurs at the end of
the current PWM period. Writing a larger value in an output
compare interrupt routine (at the end of the current pulse) could
cause two output compares to occur in the same PWM period.
NOTE: In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to self-
correct in the event of software error or noise. Toggling on output
compare also can cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
12.4.4.2 Buffe re d PWM Sig na l Ge ne ra tio n
Channels 0 and 1 can be linked to form a buffered PWM channel whose
output appears on the PTE1/TCH0B pin. The TIMB channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS0B bit in TIMB channel 0 status and control register
(TBSC0) links channel 0 and channel 1. The TIMB channel 0 registers
initially control the pulse width on the PTE1/TCH0B pin. Writing to the
TIMB channel 1 registers enables the TIMB channel 1 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMB channel registers (0 or
1) that control the pulse width are the ones written to last. TBSC0
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
Functional Description
controls and monitors the buffered PWM function, and TIMB channel 1
status and control register (TBSC1) is unused. While the MS0B bit is set,
the channel 1 pin, PTE2/TCH1B, is available as a general-purpose I/O
pin.
NOTE: In buffered PWM signal generation, do not write new pulse width values
to the currently active channel registers. Writing to the active channel
registers is the same as generating unbuffered PWM signals.
12.4.4.3 PWM Initia liza tio n
To ensure correct operation when generating unbuffered or buffered
PWM signals, use the following initialization procedure:
1. In the TIMB status and control register (TBSC):
a. Stop the TIMB counter by setting the TIMB stop bit, TSTOP.
b. Reset the TIMB counter by setting the TIMB reset bit, TRST.
2. In the TIMB counter modulo registers (TBMODH–TBMODL), write
the value for the required PWM period.
3. In the TIMB channel x registers (TBCHxH–TBCHxL), write the
value for the required pulse width.
4. In TIMB channel x status and control register (TBSCx):
a. Write 0:1 (for unbuffered output compare or PWM signals) or
1:0 (for buffered output compare or PWM signals) to the mode
select bits, MSxB–MSxA. (See Table 12-3.)
b. Write 1 to the toggle-on-overflow bit, TOVx.
c. Write 1:0 (to clear output on compare) or 1:1 (to set output on
compare) to the edge/level select bits, ELSxB–ELSxA. The
output action on compare must force the output to the
complement of the pulse width level. (See Table 12-3.)
NOTE: In PWM signal generation, do not program the PWM channel to toggle
on output compare. Toggling on output compare prevents reliable 0%
duty cycle generation and removes the ability of the channel to self-
correct in the event of software error or noise. Toggling on output
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
compare can also cause incorrect PWM signal generation when
changing the PWM pulse width to a new, much larger value.
5. In the TIMB status control register (TBSC), clear the TIMB stop bit,
TSTOP.
Setting MS0B links channels 0 and 1 and configures them for buffered
PWM operation. The TIMB channel 0 registers (TBCH0H–TBCH0L)
initially control the buffered PWM output. TIMB status control register 0
(TBSC0) controls and monitors the PWM signal from the linked
channels. MS0B takes priority over MS0A.
Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on
TIMB overflows. Subsequent output compares try to force the output to
a state it is already in and have no effect. The result is a 0% duty cycle
output.
Setting the channel x maximum duty cycle bit (CHxMAX) and clearing
the TOVx bit generates a 100% duty cycle output. (See 12.9.4 TIMB
Channel Status and Control Registers.)
12.5 Inte rrup ts
The following TIMB sources can generate interrupt requests:
• TIMB overflow flag (TOF) — The TOF bit is set when the TIMB
counter value rolls over to $0000 after matching the value in the
TIMB counter modulo registers. The TIMB overflow interrupt
enable bit, TOIE, enables TIMB overflow CPU interrupt requests.
TOF and TOIE are in the TIMB status and control register.
• TIMB channel flags (CH1F–CH0F) — The CHxF bit is set when an
input capture or output compare occurs on channel x. Channel x
TIMB CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
Wait Mode
12.6 Wa it Mod e
The WAIT instruction puts the MCU in low-power standby mode.
The TIMB remains active after the execution of a WAIT instruction. In
wait mode, the TIMB registers are not accessible by the CPU. Any
enabled CPU interrupt request from the TIMB can bring the MCU out of
wait mode.
If TIMB functions are not required during wait mode, reduce power
consumption by stopping the TIMB before executing the WAIT
instruction.
12.7 TIMB During Bre a k Inte rrup ts
A break interrupt stops the TIMB counter and inhibits input captures.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. (See 7.7.4 SIM Break Flag Control
Register.)
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
12.8 I/ O Sig na ls
Port E shares three of its pins with the TIMB. PTE0/TCLKB is an external
clock input to the TIMB prescaler. The two TIMB channel I/O pins are
PTE1/TCH0B and PTE2/TCH1B.
12.8.1 TIMB Cloc k Pin (PTE0/ TCLKB)
PTE0/TCLKB is an external clock input that can be the clock source for
the TIMB counter instead of the prescaled internal bus clock. Select the
PTE0/TCLKB input by writing logic 1s to the three prescaler select bits,
PS[2:0]. (See 12.9.1 TIMB Status and Control Register.) The
minimum TCLK pulse width, TCLK
1
or TCLK
, is:
LMIN
HMIN
------------------------------------- + t SU
bus frequency
The maximum TCLK frequency is the least: 4 MHz or bus frequency ÷ 2.
PTE0/TCLKB is available as a general-purpose I/O pin or ADC channel
when not used as the TIMB clock input. When the PTE0/TCLKB pin is
the TIMB clock input, it is an input regardless of the state of the DDRE0
bit in data direction register E.
12.8.2 TIMB Cha nne l I/ O Pins (PTE1/ TCH0B–PTE2/ TCH1B)
Each channel I/O pin is programmable independently as an input
capture pin or an output compare pin. PTE1/TCH0B and
PTE2/TCH1B can be configured as buffered output compare or
buffered PWM pins.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
I/O Registers
12.9 I/ O Re g iste rs
These I/O registers control and monitor TIMB operation:
• TIMB status and control register (TBSC)
• TIMB control registers (TBCNTH–TBCNTL)
• TIMB counter modulo registers (TBMODH–TBMODL)
• TIMB channel status and control registers (TBSC0 and TBSC1)
• TIMB channel registers (TBCH0H–TBCH0L, TBCH1H–TBCH1L)
12.9.1 TIMB Sta tus a nd Control Re g iste r
The TIMB status and control register:
• Enables TIMB overflow interrupts
• Flags TIMB overflows
• Stops the TIMB counter
• Resets the TIMB counter
• Prescales the TIMB counter clock
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
Address: $0051
Bit 7
TOF
6
5
TSTOP
1
4
0
3
0
2
PS2
0
1
PS1
0
Bit 0
PS0
0
Read:
TOIE
Write:
Reset:
0
0
TRST
0
R
0
0
R
= Reserved
Figure 12-3. TIMB Status and Control Register (TBSC)
TOF — TIMB Overflow Flag Bit
This read/write flag is set when the TIMB counter resets to $0000 after
reaching the modulo value programmed in the TIMB counter modulo
registers. Clear TOF by reading the TIMB status and control register
when TOF is set and then writing a logic 0 to TOF. If another TIMB
overflow occurs before the clearing sequence is complete, then
writing logic 0 to TOF has no effect. Therefore, a TOF interrupt
request cannot be lost due to inadvertent clearing of TOF. Reset
clears the TOF bit. Writing a logic 1 to TOF has no effect.
1 = TIMB counter has reached modulo value
0 = TIMB counter has not reached modulo value
TOIE — TIMB Overflow Interrupt Enable Bit
This read/write bit enables TIMB overflow interrupts when the TOF bit
becomes set. Reset clears the TOIE bit.
1 = TIMB overflow interrupts enabled
0 = TIMB overflow interrupts disabled
TSTOP — TIMB Stop Bit
This read/write bit stops the TIMB counter. Counting resumes when
TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMB
counter until software clears the TSTOP bit.
1 = TIMB counter stopped
0 = TIMB counter active
NOTE: Do not set the TSTOP bit before entering wait mode if the TIMB is
required to exit wait mode. Also, when the TSTOP bit is set and the timer
is configured for input capture operation, input captures are inhibited
until TSTOP is cleared.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
I/O Registers
TRST — TIMB Reset Bit
Setting this write-only bit resets the TIMB counter and the TIMB
prescaler. Setting TRST has no effect on any other registers.
Counting resumes from $0000. TRST is cleared automatically after
the TIMB counter is reset and always reads as logic 0. Reset clears
the TRST bit.
1 = Prescaler and TIMB counter cleared
0 = No effect
NOTE: Setting the TSTOP and TRST bits simultaneously stops the TIMB
counter at a value of $0000.
PS[2:0] — Prescaler Select Bits
These read/write bits select either the PTE0/TCLKB pin or one of the
seven prescaler outputs as the input to the TIMB counter as
Table 12-2 shows. Reset clears the PS[2:0] bits.
Table 12-2. Prescaler Selection
PS[2:0]
000
TIMB Clock Source
Internal Bus Clock ÷1
Internal Bus Clock ÷ 2
Internal Bus Clock ÷ 4
Internal Bus Clock ÷ 8
Internal Bus Clock ÷ 16
Internal Bus Clock ÷ 32
Internal Bus Clock ÷ 64
PTD6/ATD14/TCLK
001
010
011
100
101
110
111
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
12.9.2 TIMB Counte r Re g iste rs
The two read-only TIMB counter registers contain the high and low bytes
of the value in the TIMB counter. Reading the high byte (TBCNTH)
latches the contents of the low byte (TBCNTL) into a buffer. Subsequent
reads of TBCNTH do not affect the latched TBCNTL value until TBCNTL
is read. Reset clears the TIMB counter registers. Setting the TIMB reset
bit (TRST) also clears the TIMB counter registers.
NOTE: If TBCNTH is read during a break interrupt, be sure to unlatch TBCNTL
by reading TBCNTL before exiting the break interrupt. Otherwise,
TBCNTL retains the value latched during the break.
Register Name and Address: TBCNTH — $0052
Bit 7
6
BIT 14
R
5
BIT 13
R
4
BIT 12
R
3
BIT 11
R
2
BIT 10
R
1
BIT 9
R
Bit 0
BIT 8
R
Read: BIT 15
Write:
Reset:
R
0
0
0
0
0
0
0
0
Register Name and Address: TBCNTL — $0053
Bit 7
6
5
BIT 5
R
4
BIT 4
R
3
BIT 3
R
2
BIT 2
R
1
BIT 1
R
Bit 0
BIT 0
R
Read: BIT 7
BIT 6
Write:
Reset:
R
0
R
0
0
0
0
0
0
0
R
= Reserved
Figure 12-4. TIMB Counter Registers (TBCNTH and TBCNTL)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
I/O Registers
12.9.3 TIMB Counte r Mod ulo Re g iste rs
The read/write TIMB modulo registers contain the modulo value for the
TIMB counter. When the TIMB counter reaches the modulo value, the
overflow flag (TOF) becomes set, and the TIMB counter resumes
counting from $0000 at the next clock. Writing to the high byte (TMODH)
inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is
written. Reset sets the TIMB counter modulo registers.
Register Name and Address: TBMODH — $0054
Bit 7
BIT 15
1
6
BIT 14
1
5
BIT 13
1
4
BIT 12
1
3
BIT 11
1
2
BIT 10
1
1
BIT 9
1
Bit 0
BIT 8
1
Read:
Write:
Reset:
Register Name and Address: TBMODL — $0055
Bit 7
BIT 7
1
6
BIT 6
1
5
BIT 5
1
4
BIT 4
1
3
BIT 3
1
2
BIT 2
1
1
BIT 1
1
Bit 0
BIT 0
1
Read:
Write:
Reset:
Figure 12-5. TIMB Counter Modulo Registers (TMODH and TMODL)
NOTE: Reset the TIMB counter before writing to the TIMB counter modulo
registers.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
12.9.4 TIMB Cha nne l Sta tus a nd Control Re g iste rs
Each of the TIMB channel status and control registers:
• Flags input captures and output compares
• Enables input capture and output compare interrupts
• Selects input capture, output compare, or PWM operation
• Selects high, low, or toggling output on output compare
• Selects rising edge, falling edge, or any edge as the active input
capture trigger
• Selects output toggling on TIMB overflow
• Selects 100% PWM duty cycle
• Selects buffered or unbuffered output compare/PWM operation
Register Name and Address: TBSC0 — $0056
Bit 7
6
CH0IE
0
5
MS0B
0
4
MS0A
0
3
ELS0B
0
2
ELS0A
0
1
TOV0
0
Bit 0
CH0MAX
0
Read: CH0F
Write:
Reset:
0
0
Register Name and Address: TBSC1 — $0059
Bit 7
6
5
0
4
MS1A
0
3
ELS1B
0
2
ELS1A
0
1
TOV1
0
Bit 0
CH1MAX
0
Read: CH1F
CH1IE
Write:
Reset:
0
0
R
0
0
R
= Reserved
Figure 12-6. TIMB Channel Status
and Control Registers (TBSC0–TBSC1)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
I/O Registers
CHxF — Channel x Flag Bit
When channel x is an input capture channel, this read/write bit is set
when an active edge occurs on the channel x pin. When channel x is
an output compare channel, CHxF is set when the value in the TIMB
counter registers matches the value in the TIMB channel x registers.
When CHxIE = 0, clear CHxF by reading TIMB channel x status and
control register with CHxF set, and then writing a logic 0 to CHxF. If
another interrupt request occurs before the clearing sequence is
complete, then writing logic 0 to CHxF has no effect. Therefore, an
interrupt request cannot be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x Interrupt Enable Bit
This read/write bit enables TIMB CPU interrupts on channel x.
Reset clears the CHxIE bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MSxB — Mode Select Bit B
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIMB channel 0.
Setting MS0B disables the channel 1 status and control register and
reverts TCH1B to general-purpose I/O.
Reset clears the MSxB bit.
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
MSxA — Mode Select Bit A
When ELSxB:A ≠ 00, this read/write bit selects either input capture
operation or unbuffered output compare/PWM operation. (See Table
12-3.)
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
When ELSxB:A = 00, this read/write bit selects the initial output level
of the TCHx pin once PWM, input capture, or output compare
operation is enabled. (See Table 12-3.). Reset clears the MSxA bit.
1 = Initial output level low
0 = Initial output level high
NOTE: Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIMB status and control register
(TBSC).
ELSxB and ELSxA — Edge/Level Select Bits
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to port E, and pin PTEx/TCHxB is available as a general-purpose I/O
pin. However, channel x is at a state determined by these bits and
becomes transparent to the respective pin when PWM, input capture,
or output compare mode is enabled. Table 12-3 shows how ELSxB
and ELSxA work. Reset clears the ELSxB and ELSxA bits.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
I/O Registers
Table 12-3. Mode, Edge, and Level Selection
MSxB:MSxA ELSxB:ELSxA
Mode
Configuration
Pin under Port Control;
Initialize Timer
Output Level High
X0
X1
00
00
Output
Preset
Pin under Port Control;
Initialize Timer
Output Level Low
00
00
00
01
01
01
1X
1X
01
10
11
01
10
11
01
10
Capture on Rising Edge Only
Capture on Falling Edge Only
Capture on Rising or Falling Edge
Toggle Output on Compare
Input
Capture
Output
Compare Clear Output on Compare
or PWM
Set Output on Compare
Buffered
Output
Compare
orBuffered
PWM
Toggle Output on Compare
Clear Output on Compare
1X
11
Set Output on Compare
NOTE: Before enabling a TIMB channel register for input capture operation,
make sure that the PTEx/TBCHx pin or PTFx/TBCHx pin is stable for at
least two bus clocks.
TOVx — Toggle-On-Overflow Bit
When channel x is an output compare channel, this read/write bit
controls the behavior of the channel x output when the TIMB counter
overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
1 = Channel x pin toggles on TIMB counter overflow.
0 = Channel x pin does not toggle on TIMB counter overflow.
NOTE: When TOVx is set, a TIMB counter overflow takes precedence over a
channel x output compare if both occur at the same time.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic 0, setting the CHxMAX bit forces the
duty cycle of buffered and unbuffered PWM signals to 100%. As
Figure 12-7 shows, the CHxMAX bit takes effect in the cycle after it
is set or cleared. The output stays at the 100% duty cycle level until
the cycle after CHxMAX is cleared.
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
PERIOD
PTEx/TCHx
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
CHxMAX
TOVx
Figure 12-7. CHxMAX Latency
12.9.5 TIMB Cha nne l Re g iste rs
These read/write registers contain the captured TIMB counter value of
the input capture function or the output compare value of the output
compare function. The state of the TIMB channel registers after reset is
unknown.
In input capture mode (MSxB–MSxA = 0:0), reading the high byte of the
TIMB channel x registers (TBCHxH) inhibits input captures until the low
byte (TBCHxL) is read.
In output compare mode (MSxB–MSxA ≠ 0:0), writing to the high byte of
the TIMB channel x registers (TBCHxH) inhibits output compares until
the low byte (TBCHxL) is written.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Timer Interface (TIMB)
I/O Registers
Register Name and Address: TBCH0H — $0057
Bit 7
6
5
4
3
2
1
Bit 0
Bit 8
Read:
Write:
Reset:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Indeterminate after Reset
Register Name and Address: TBCH0L — $0058
Bit 7
6
5
4
3
2
1
Bit 0
Bit 0
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Indeterminate after Reset
Register Name and Address: TBCH1H — $005A
Bit 7
6
5
4
3
2
1
Bit 0
Bit 8
Read:
Write:
Reset:
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Indeterminate after Reset
Register Name and Address: TBCH1L — $005B
Bit 7
6
5
4
3
2
1
Bit 0
Bit 0
Read:
Write:
Reset:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Indeterminate after Reset
Figure 12-8. TIMB Channel Registers
(TBCH0H/L–TBCH1H/L)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Tim e r Inte rfa c e (TIMB)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Timer Interface (TIMB)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 13. Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.1 Conte nts
13.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262
13.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262
13.4 Pin Name Conventions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .263
13.5 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .264
13.5.1
13.5.2
Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .265
Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .267
13.6 Transmission Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .268
13.6.1
13.6.2
13.6.3
13.6.4
Clock Phase and Polarity Controls . . . . . . . . . . . . . . . . . .268
Transmission Format When CPHA = 0. . . . . . . . . . . . . . .268
Transmission Format When CPHA = 1. . . . . . . . . . . . . . .270
Transmission Initiation Latency. . . . . . . . . . . . . . . . . . . . .271
13.7 Queuing Transmission Data . . . . . . . . . . . . . . . . . . . . . . . . . .273
13.8 Error Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274
13.8.1
13.8.2
Overflow Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274
Mode Fault Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .278
13.9 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .280
13.10 Resetting the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .282
13.11 Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
13.12 SPI During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . .283
13.13 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .284
13.13.1 MISO (Master In/Slave Out) . . . . . . . . . . . . . . . . . . . . . . .284
13.13.2 MOSI (Master Out/Slave In) . . . . . . . . . . . . . . . . . . . . . . .285
13.13.3 SPSCK (Serial Clock) . . . . . . . . . . . . . . . . . . . . . . . . . . . .285
13.13.4 SS (Slave Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .285
13.13.5 CGND (Clock Ground) . . . . . . . . . . . . . . . . . . . . . . . . . . .287
13.14 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .287
13.14.1 SPI Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .288
13.14.2 SPI Status and Control Register . . . . . . . . . . . . . . . . . . . .290
13.14.3 SPI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .294
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.2 Introd uc tion
The SCI allows full-duplex, synchronous, serial communications with
peripheral devices.
13.3 Fe a ture s
Features of the SPI module include:
• Full-duplex operation
• Master and slave modes
• Double-buffered operation with separate transmit and receive
registers
• Four master mode frequencies (maximum = bus frequency ÷ 2)
• Maximum slave mode frequency = bus frequency
• Clock ground for reduced radio frequency (RF) interference
• Serial clock with programmable polarity and phase
• Two separately enabled interrupts with DMA or CPU service:
– SPRF (SPI receiver full)
– SPTE (SPI transmitter empty)
• Mode fault error flag with cpu interrupt capability
• Overflow error flag with cpu interrupt capability
• Programmable wired-OR mode
2
• I C (inter-integrated circuit) compatibility
NOTE: References to functions of the DMA (direct memory access module) are
valid only if the MCU has a DMA module. If the MCU has no DMA
module, all DMA-related I/O register bits should be left in their reset state
for proper MCU operation.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Pin Name Conventions
13.4 Pin Na m e Conve ntions
The generic names of the SPI I/O pins are:
• SS, slave select
• SPSCK, SPI serial clock
• CGND, clock ground
• MOSI, master out slave in
• MISO, master in slave out
SPI pins are shared by parallel I/O ports or have alternate functions. The
full name of an SPI pin reflects the name of the shared port pin or the
name of an alternate pin function. The generic pin names appear in the
text that follows. Table 13-1 shows the full names of the SPI I/O pins.
Table 13-1. Pin Name Conventions
Generic
pin names:
MISO
MOSI
SPSCK
SS
CGND
Full
pin names:
PTF3/MISO PTF2/MOSI PTF0/SPSCK PTF1/SS CGND/EV
SS
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.5 Func tiona l De sc rip tion
Figure 13-1 shows the structure of the SPI module and Figure 13-2
shows the locations and contents of the SPI I/O registers.
INTERNAL BUS
TRANSMIT DATA REGISTER
SHIFT REGISTER
CGMOUT 2
(FROM SIM)
MISO
MOSI
7
6
5
4
3
2
1
0
÷ 2
÷ 8
÷ 32
CLOCK
DIVIDER
RECEIVE DATA REGISTER
PIN
CONTROL
LOGIC
÷ 128
CLOCK
SELECT
SPSCK
SS
SPMSTR
SPE
M
CLOCK
LOGIC
S
SPR1
SPR0
SPMSTR
CPHA
CPOL
TRANSMITTER DMA SERVICE REQUEST
TRANSMITTER CPU INTERRUPT REQUEST
RECEIVER DMA SERVICE REQUEST
MODFEN
ERRIE
SPTIE
SPRIE
DMAS
SPE
SPWOM
SPI
CONTROL
RECEIVER/ERROR CPU INTERRUPT REQUEST
SPRF
SPTE
OVRF
MODF
Figure 13-1. SPI Module Block Diagram
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
SPTIE
0
Read:
Write:
Reset:
SPRIE DMAS SPMSTR CPOL
CPHA SPWOM SPE
SPI Control Register
(SPCR)
$0044
0
0
1
OVRF
R
0
MODF
R
1
SPTE
R
0
0
Read: SPRF
ERRIE
MODFEN SPR1
SPR0
SPI Status and Control Register
(SPSCR)
$0045
$0046
Write:
Reset:
Read:
Write:
Reset:
R
0
0
0
0
1
0
0
0
R7
T7
R6
T6
R5
T5
R4
R3
T3
R2
T2
R1
T1
R0
T0
SPI Data Register
(SPDR)
T4
Unaffected by reset
R
= Reserved
Figure 13-2. SPI I/O Register Summary
The SPI module allows full-duplex, synchronous, serial communication
between the MCU and peripheral devices, including other MCUs.
Software can poll the SPI status flags or SPI operation can be interrupt-
driven. All SPI interrupts can be serviced by the CPU, and the transmitter
empty (SPTE) and receiver full (SPRF) flags can also be configured for
DMA service.
During DMA transmissions, the DMA fetches data from memory for the
SPI to transmit and/or the DMA stores received data in memory.
The following paragraphs describe the operation of the SPI module.
13.5.1 Ma ste r Mod e
The SPI operates in master mode when the SPI master bit, SPMSTR, is
set.
NOTE: Configure the SPI modules as master or slave before enabling them.
Enable the master SPI before enabling the slave SPI. Disable the slave
SPI before disabling the master SPI. (See 13.14.1 SPI Control
Register.)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
Only a master SPI module can initiate transmissions. Software begins
the transmission from a master SPI module by writing to the transmit
data register. If the shift register is empty, the byte immediately transfers
to the shift register, setting the SPI transmitter empty bit, SPTE. The byte
begins shifting out on the MOSI pin under the control of the serial clock.
See Figure 13-3.
The SPR1 and SPR0 bits control the baud rate generator and determine
the speed of the shift register. (See 13.14.2 SPI Status and Control
Register.) Through the SPSCK pin, the baud rate generator of the
master also controls the shift register of the slave peripheral.
As the byte shifts out on the MOSI pin of the master, another byte shifts
in from the slave on the master’s MISO pin. The transmission ends when
the receiver full bit, SPRF, becomes set. At the same time that SPRF
becomes set, the byte from the slave transfers to the receive data
register. In normal operation, SPRF signals the end of a transmission.
Software clears SPRF by reading the SPI status and control register with
SPRF set and then reading the SPI data register. Writing to the SPI data
register clears the SPTE bit.
When the DMAS bit is set, the SPI status and control register does not
have to be read to clear the SPRF bit. A read of the SPI data register by
either the CPU or the DMA clears the SPRF bit. A write to the SPI data
register by the CPU or by the DMA clears the SPTE bit.
MASTER MCU
SLAVE MCU
MISO
MOSI
MISO
MOSI
SHIFT REGISTER
SHIFT REGISTER
SPSCK
SS
SPSCK
SS
BAUD RATE
GENERATOR
V
DD
Figure 13-3. Full-Duplex Master-Slave Connections
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description
13.5.2 Sla ve Mod e
The SPI operates in slave mode when the SPMSTR bit is clear. In slave
mode the SPSCK pin is the input for the serial clock from the master
MCU. Before a data transmission occurs, the SS pin of the slave SPI
must be at logic 0. SS must remain low until the transmission is
complete. (See 13.8.2 Mode Fault Error.)
In a slave SPI module, data enters the shift register under the control of
the serial clock from the master SPI module. After a byte enters the shift
register of a slave SPI, it transfers to the receive data register, and the
SPRF bit is set. To prevent an overflow condition, slave software then
must read the receive data register before another full byte enters the
shift register.
The maximum frequency of the SPSCK for an SPI configured as a slave
is the bus clock speed (which is twice as fast as the fastest master
SPSCK clock that can be generated). The frequency of the SPSCK for
an SPI configured as a slave does not have to correspond to any SPI
baud rate. The baud rate only controls the speed of the SPSCK
generated by an SPI configured as a master. Therefore, the frequency
of the SPSCK for an SPI configured as a slave can be any frequency
less than or equal to the bus speed.
When the master SPI starts a transmission, the data in the slave shift
register begins shifting out on the MISO pin. The slave can load its shift
register with a new byte for the next transmission by writing to its transmit
data register. The slave must write to its transmit data register at least
one bus cycle before the master starts the next transmission. Otherwise,
the byte already in the slave shift register shifts out on the MISO pin.
Data written to the slave shift register during a transmission remains in
a buffer until the end of the transmission.
When the clock phase bit (CPHA) is set, the first edge of SPSCK starts
a transmission. When CPHA is clear, the falling edge of SS starts a
transmission. (See 13.6 Transmission Formats.)
NOTE: SPSCK must be in the proper idle state before the slave is enabled to
prevent SPSCK from appearing as a clock edge.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.6 Tra nsm ission Form a ts
During an SPI transmission, data is simultaneously transmitted (shifted
out serially) and received (shifted in serially). A serial clock synchronizes
shifting and sampling on the two serial data lines. A slave select line
allows selection of an individual slave SPI device; slave devices that are
not selected do not interfere with SPI bus activities. On a master SPI
device, the slave select line can optionally be used to indicate multiple-
master bus contention.
13.6.1 Cloc k Pha se a nd Pola rity Controls
Software can select any of four combinations of serial clock (SPSCK)
phase and polarity using two bits in the SPI control register (SPCR). The
clock polarity is specified by the CPOL control bit, which selects an
active high or low clock and has no significant effect on the transmission
format.
The clock phase (CPHA) control bit selects one of two fundamentally
different transmission formats. The clock phase and polarity should be
identical for the master SPI device and the communicating slave device.
In some cases, the phase and polarity are changed between
transmissions to allow a master device to communicate with peripheral
slaves having different requirements.
NOTE: Before writing to the CPOL bit or the CPHA bit, disable the SPI by
clearing the SPI enable bit (SPE) .
13.6.2 Tra nsm ission Form a t Whe n CPHA = 0
Figure 13-4 shows an SPI transmission in which CPHA is logic 0. The
figure should not be used as a replacement for data sheet parametric
information.Two waveforms are shown for SPSCK: one for CPOL = 0
and another for CPOL = 1. The diagram may be interpreted as a master
or slave timing diagram since the serial clock (SPSCK), master in/slave
out (MISO), and master out/slave in (MOSI) pins are directly connected
between the master and the slave. The MISO signal is the output from
the slave, and the MOSI signal is the output from the master. The SS line
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Transmission Formats
is the slave select input to the slave. The slave SPI drives its MISO
output only when its slave select input (SS) is at logic 0, so that only the
selected slave drives to the master. The SS pin of the master is not
shown but is assumed to be inactive. The SS pin of the master must be
high or must be reconfigured as general-purpose I/O not affecting the
SPI. (See 13.8.2 Mode Fault Error.) When CPHA = 0, the first SPSCK
edge is the MSB capture strobe. Therefore, the slave must begin driving
its data before the first SPSCK edge, and a falling edge on the SS pin is
used to start the slave data transmission. The slave’s SS pin must be
toggled back to high and then low again between each byte transmitted
as shown in Figure 13-5.
SPSCK CYCLE #
1
2
3
4
5
6
7
8
FOR REFERENCE
SPSCK, CPOL = 0
SPSCK, CPOL = 1
MOSI
MSB
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
BIT 1
BIT 1
LSB
LSB
FROM MASTER
MISO
MSB
FROM SLAVE
SS, TO SLAVE
CAPTURE STROBE
Figure 13-4. Transmission Format (CPHA = 0)
MISO/MOSI
MASTER SS
BYTE 1
BYTE 2
BYTE 3
SLAVE SS
CPHA = 0
SLAVE SS
CPHA = 1
Figure 13-5. CPHA/SS Timing
When CPHA = 0 for a slave, the falling edge of SS indicates the
beginning of the transmission. This causes the SPI to leave its idle state
and begin driving the MISO pin with the MSB of its data. Once the
transmission begins, no new data is allowed into the shift register from
the transmit data register. Therefore, the SPI data register of the slave
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
must be loaded with transmit data before the falling edge of SS. Any data
written after the falling edge is stored in the transmit data register and
transferred to the shift register after the current transmission.
13.6.3 Tra nsm ission Form a t Whe n CPHA = 1
Figure 13-6 shows an SPI transmission in which CPHA is logic 1. The
figure should not be used as a replacement for data sheet parametric
information. Two waveforms are shown for SPSCK: one for CPOL = 0
and another for CPOL = 1. The diagram may be interpreted as a master
or slave timing diagram since the serial clock (SPSCK), master in/slave
out (MISO), and master out/slave in (MOSI) pins are directly connected
between the master and the slave. The MISO signal is the output from
the slave, and the MOSI signal is the output from the master. The SS line
is the slave select input to the slave. The slave SPI drives its MISO
output only when its slave select input (SS) is at logic 0, so that only the
selected slave drives to the master. The SS pin of the master is not
shown but is assumed to be inactive. The SS pin of the master must be
high or must be reconfigured as general-purpose I/O not affecting the
SPI. (See 13.8.2 Mode Fault Error.) When CPHA = 1, the master
begins driving its MOSI pin on the first SPSCK edge. Therefore, the
slave uses the first SPSCK edge as a start transmission signal. The SS
pin can remain low between transmissions. This format may be
preferable in systems having only one master and only one slave driving
the MISO data line.
SPSCK CYCLE #
1
2
3
4
5
6
7
8
FOR REFERENCE
SPSCK, CPOL = 0
SPSCK, CPOL =1
MOSI
MSB
MSB
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
BIT 1
BIT 1
LSB
FROM MASTER
MISO
LSB
FROM SLAVE
SS, TO SLAVE
CAPTURE STROBE
Figure 13-6. Transmission Format (CPHA = 1)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Transmission Formats
When CPHA = 1 for a slave, the first edge of the SPSCK indicates the
beginning of the transmission. This causes the SPI to leave its idle state
and begin driving the MISO pin with the MSB of its data. Once the
transmission begins, no new data is allowed into the shift register from
the transmit data register. Therefore, the SPI data register of the slave
must be loaded with transmit data before the first edge of SPSCK. Any
data written after the first edge is stored in the transmit data register and
transferred to the shift register after the current transmission.
13.6.4 Tra nsm ission Initia tion La te nc y
When the SPI is configured as a master (SPMSTR = 1), writing to the
SPDR starts a transmission. CPHA has no effect on the delay to the start
of the transmission, but it does affect the initial state of the SPSCK
signal. When CPHA = 0, the SPSCK signal remains inactive for the first
half of the first SPSCK cycle. When CPHA = 1, the first SPSCK cycle
begins with an edge on the SPSCK line from its inactive to its active
level. The SPI clock rate (selected by SPR1:SPR0) affects the delay
from the write to SPDR and the start of the SPI transmission. (See
Figure 13-7.) The internal SPI clock in the master is a free-running
derivative of the internal MCU clock. To conserve power, it is enabled
only when both the SPE and SPMSTR bits are set. SPSCK edges occur
halfway through the low time of the internal MCU clock. Since the SPI
clock is free-running, it is uncertain where the write to the SPDR occurs
relative to the slower SPSCK. This uncertainty causes the variation in
the initiation delay shown in Figure 13-7. This delay is no longer than a
single SPI bit time. That is, the maximum delay is two MCU bus cycles
for DIV2, eight MCU bus cycles for DIV8, 32 MCU bus cycles for DIV32,
and 128 MCU bus cycles for DIV128.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
WRITE
TO SPDR
INITIATION DELAY
MSB
BUS
CLOCK
MOSI
BIT 6
BIT 5
SPSCK
CPHA = 1
SPSCK
CPHA = 0
SPSCK CYCLE
NUMBER
1
2
3
INITIATION DELAY FROM WRITE SPDR TO TRANSFER BEGIN
WRITE
TO SPDR
BUS
CLOCK
SPSCK = INTERNAL CLOCK ÷ 2;
2 POSSIBLE START POINTS
EARLIEST LATEST
WRITE
TO SPDR
BUS
CLOCK
EARLIEST
SPSCK = INTERNAL CLOCK ÷ 8;
8 POSSIBLE START POINTS
LATEST
LATEST
LATEST
WRITE
TO SPDR
BUS
CLOCK
EARLIEST
SPSCK = INTERNAL CLOCK ÷ 32;
32 POSSIBLE START POINTS
WRITE
TO SPDR
BUS
CLOCK
EARLIEST
SPSCK = INTERNAL CLOCK ÷ 128;
128 POSSIBLE START POINTS
Figure 13-7. Transmission Start Delay (Master)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Queuing Transmission Data
13.7 Que uing Tra nsm ission Da ta
The double-buffered transmit data register allows a data byte to be
queued and transmitted. For an SPI configured as a master, a queued
data byte is transmitted immediately after the previous transmission has
completed. The SPI transmitter empty flag (SPTE) indicates when the
transmit data buffer is ready to accept new data. Write to the transmit
data register only when the SPTE bit is high. Figure 13-8 shows the
timing associated with doing back-to-back transmissions with the SPI
(SPSCK has CPHA: CPOL = 1:0).
1
3
8
WRITE TO SPDR
SPTE
5
10
2
SPSCK
CPHA:CPOL = 1:0
MOSI
MSB BIT BIT BIT BIT BIT BIT LSB MSB BIT BIT BIT BIT BIT BIT LSB MSB BIT BIT BIT
6
5
4
3
2
1
6
5
4
3
2
1
6
5
4
BYTE 1
BYTE 2
BYTE 3
4
9
SPRF
READ SPSCR
READ SPDR
6
11
7
12
1
2
CPU WRITES BYTE 1 TO SPDR, CLEARING SPTE BIT.
7
8
CPU READS SPDR, CLEARING SPRF BIT.
CPU WRITES BYTE 3 TO SPDR, QUEUEING BYTE
3 AND CLEARING SPTE BIT.
BYTE 1 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
9
SECOND INCOMING BYTE TRANSFERS FROM SHIFT
REGISTER TO RECEIVE DATA REGISTER, SETTING
SPRF BIT.
BYTE 3 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
CPU WRITES BYTE 2 TO SPDR, QUEUEING BYTE 2
AND CLEARING SPTE BIT.
3
4
10
FIRST INCOMING BYTE TRANSFERS FROM SHIFT
REGISTER TO RECEIVE DATA REGISTER, SETTING
SPRF BIT.
11
12
CPU READS SPSCR WITH SPRF BIT SET.
CPU READS SPDR, CLEARING SPRF BIT.
5
6
BYTE 2 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
CPU READS SPSCR WITH SPRF BIT SET.
Figure 13-8. SPRF/SPTE CPU Interrupt Timing
The transmit data buffer allows back-to-back transmissions without the
slave precisely timing its writes between transmissions as in a system
with a single data buffer. Also, if no new data is written to the data buffer,
the last value contained in the shift register is the next data word to be
transmitted.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
For an idle master or idle slave that has no data loaded into its transmit
buffer, the SPTE is set again no more than two bus cycles after the
transmit buffer empties into the shift register. This allows the user to
queue up a 16-bit value to send. For an already active slave, the load of
the shift register cannot occur until the transmission is completed. This
implies that a back-to-back write to the transmit data register is not
possible. The SPTE indicates when the next write can occur.
13.8 Error Cond itions
These flags signal SPI error conditions:
• Overflow (OVRF) — Failing to read the SPI data register before
the next full byte enters the shift register sets the OVRF bit. The
new byte does not transfer to the receive data register, and the
unread byte still can be read. OVRF is in the SPI status and control
register.
• Mode fault error (MODF) — The MODF bit indicates that the
voltage on the slave select pin (SS) is inconsistent with the mode
of the SPI. MODF is in the SPI status and control register.
13.8.1 Ove rflow Error
The overflow flag (OVRF) becomes set if the receive data register still
has unread data from a previous transmission when the capture strobe
of bit 1 of the next transmission occurs. The bit 1 capture strobe occurs
in the middle of SPSCK cycle 7. (See Figure 13-4 and Figure 13-6.) If
an overflow occurs, all data received after the overflow and before the
OVRF bit is cleared does not transfer to the receive data register and
does not set the SPI receiver full bit (SPRF). The unread data that
transferred to the receive data register before the overflow occurred can
still be read. Therefore, an overflow error always indicates the loss of
data. Clear the overflow flag by reading the SPI status and control
register and then reading the SPI data register.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Error Conditions
OVRF generates a receiver/error CPU interrupt request if the error
interrupt enable bit (ERRIE) is also set. When the DMAS bit is low, the
SPRF, MODF, and OVRF interrupts share the same CPU interrupt
vector. When the DMAS bit is high, SPRF generates a receiver DMA
service request, and MODF and OVRF can generate a receiver/error
CPU interrupt request. (See Figure 13-12.) It is not possible to enable
MODF or OVRF individually to generate a receiver/error CPU interrupt
request. However, leaving MODFEN low prevents MODF from being
set.
When the DMA is enabled to service the SPRF flag, it clears SPRF when
it reads the receive data register. The OVRF bit, however, still requires
the 2-step clearing mechanism of reading the flag when it is set and then
reading the receive data register. In this way, the DMA cannot directly
clear the OVRF. However, if the CPU reads the SPI status and control
register with the OVRF bit set, and then the DMA reads the receive data
register, the OVRF bit is cleared.
OVRF interrupt requests to the CPU should be enabled when using the
DMA to service the SPRF if there is any chance that the overflow
condition might occur. (See Figure 13-9.) Even if the DMA clears the
SPRF bit, no new data transfers from the shift register to the receive data
register with the OVRF bit high. This means that no new SPRF interrupt
requests are generated until the CPU clears the OVRF bit. If the CPU
reads the data register to clear the OVRF bit, it could clear a pending
SPRF service request to the DMA.
The overflow service routine may need to disable the DMA and manually
recover since an overflow indicates the loss of data. Loss of data may
prevent the DMA from reaching its byte count.
If your application requires the DMA to bring the MCU out of wait mode,
enable the OVRF bit to generate CPU interrupt requests. An overflow
condition in wait mode can cause the MCU to hang in wait mode
because the DMA cannot reach its byte count. Setting the error interrupt
enable bit (ERRIE) in the SPI status and control register enables the
OVRF bit to bring the MCU out of wait mode.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
BYTE 1
BYTE 2
BYTE 3
4
BYTE 4
6
BYTE 5
SPI RECEIVE
COMPLETE
1
3
SPRF
OVRF
DMA READ
OF SPDR
2
5
1
4
5
6
BYTE 1 TRANSFERS FROM SHIFT
REGISTER TO DATA REGISTER,
SETTING SPRF BIT.
BYTE 3 CAUSES OVERFLOW. BYTE 3 IS LOST.
DMA READS BYTE 2, CLEARING SPRF BIT.
2
3
DMA READS BYTE 1, CLEARING SPRF BIT.
BYTE 4 IS LOST. NO NEW SPRF DMA SERVICE
REQUESTS AND NO TRANSFERS TO DATA
REGISTER UNTIL OVRF IS CLEARED.
BYTE 2 TRANSFERS FROM SHIFT
REGISTER TO DATA REGISTER,
SETTING SPRF BIT.
Figure 13-9. Overflow Condition with DMA Service of SPRF
If the CPU SPRF interrupt is enabled and the OVRF interrupt is not,
watch for an overflow condition. Figure 13-10 shows how it is possible
to miss an overflow. The first part of Figure 13-10 shows how it is
possible to read the SPSCR and SPDR to clear the SPRF without
problems. However, as illustrated by the second transmission example,
the OVRF bit can be set in between the time that SPSCR and SPDR are
read.
BYTE 1
1
BYTE 2
4
BYTE 3
6
BYTE 4
8
SPRF
OVRF
READ
2
5
5
SPSCR
READ
SPDR
3
7
1
2
BYTE 1 SETS SPRF BIT.
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
CPU READS BYTE 1 IN SPDR,
CLEARING SPRF BIT.
6
7
BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST.
3
4
CPU READS BYTE 2 IN SPDR, CLEARING SPRF BIT,
BUT NOT OVRF BIT.
BYTE 2 SETS SPRF BIT.
8
BYTE 4 FAILS TO SET SPRF BIT BECAUSE
OVRF BIT IS NOT CLEARED. BYTE 4 IS LOST.
Figure 13-10. Missed Read of Overflow Condition
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Error Conditions
In this case, an overflow can easily be missed. Since no more SPRF
interrupts can be generated until this OVRF is serviced, it is not obvious
that bytes are being lost as more transmissions are completed. To
prevent this, either enable the OVRF interrupt or do another read of the
SPSCR following the read of the SPDR. This ensures that the OVRF
was not set before the SPRF was cleared and that future transmissions
can set the SPRF bit. Figure 13-11 illustrates this process. Generally, to
avoid this second SPSCR read, enable the OVRF interrupt to the CPU
by setting the ERRIE bit.
BYTE 1
1
BYTE 2
5
BYTE 3
7
BYTE 4
11
SPI RECEIVE
COMPLETE
SPRF
OVRF
READ
SPSCR
2
4
6
9
12
14
READ
SPDR
3
8
10
13
1
2
8
9
BYTE 1 SETS SPRF BIT.
CPU READS BYTE 2 IN SPDR,
CLEARING SPRF BIT.
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
CPU READS SPSCR AGAIN
TO CHECK OVRF BIT.
3
4
CPU READS BYTE 1 IN SPDR,
CLEARING SPRF BIT.
10
CPU READS BYTE 2 SPDR,
CLEARING OVRF BIT.
CPU READS SPSCR AGAIN
TO CHECK OVRF BIT.
11
12
13
BYTE 4 SETS SPRF BIT.
CPU READS SPSCR.
5
6
BYTE 2 SETS SPRF BIT.
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
CPU READS BYTE 4 IN SPDR,
CLEARING SPRF BIT.
7
BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST.
14
CPU READS SPSCR AGAIN
TO CHECK OVRF BIT.
Figure 13-11. Clearing SPRF When OVRF Interrupt Is Not Enabled
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.8.2 Mod e Fa ult Error
Setting the SPMSTR bit selects master mode and configures the
SPSCK and MOSI pins as outputs and the MISO pin as an input.
Clearing SPMSTR selects slave mode and configures the SPSCK and
MOSI pins as inputs and the MISO pin as an output. The mode fault bit,
MODF, becomes set any time the state of the slave select pin, SS, is
inconsistent with the mode selected by SPMSTR.
To prevent SPI pin contention and damage to the MCU, a mode fault
error occurs if:
• The SS pin of a slave SPI goes high during a transmission
• The SS pin of a master SPI goes low at any time.
For the MODF flag to be set, the mode fault error enable bit (MODFEN)
must be set. Clearing the MODFEN bit does not clear the MODF flag but
does prevent MODF from being set again after MODF is cleared.
MODF generates a receiver/error CPU interrupt request if the error
interrupt enable bit (ERRIE) is also set. When the DMAS bit is low, the
SPRF, MODF, and OVRF interrupts share the same CPU interrupt
vector. When the DMAS bit is high, SPRF generates a receiver DMA
service request instead of a CPU interrupt request, but MODF and
OVRF can generate a receiver/error CPU interrupt request. (See Figure
13-12.) It is not possible to enable MODF or OVRF individually to
generate a receiver/error CPU interrupt request. However, leaving
MODFEN low prevents MODF from being set.
In a master SPI with the mode fault enable bit (MODFEN) set, the mode
fault flag (MODF) is set if SS goes to logic 0. A mode fault in a master
SPI causes the following events to occur:
• If ERRIE = 1, the SPI generates an SPI receiver/error CPU
interrupt request.
• The SPE bit is cleared.
• The SPTE bit is set.
• The SPI state counter is cleared.
• The data direction register of the shared I/O port regains control of
port drivers.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Error Conditions
NOTE: To prevent bus contention with another master SPI after a mode fault
error, clear all SPI bits of the data direction register of the shared I/O port
before enabling the SPI.
When configured as a slave (SPMSTR = 0), the MODF flag is set if SS
goes high during a transmission. When CPHA = 0, a transmission begins
when SS goes low and ends once the incoming SPSCK goes back to its
idle level following the shift of the eighth data bit. When CPHA = 1, the
transmission begins when the SPSCK leaves its idle level and SS is
already low. The transmission continues until the SPSCK returns to its
idle level following the shift of the last data bit. (See 13.6 Transmission
Formats.)
NOTE: Setting the MODF flag does not clear the SPMSTR bit. The SPMSTR bit
has no function when SPE = 0. Reading SPMSTR when MODF = 1
shows the difference between a MODF occurring when the SPI is a
master and when it is a slave.
When CPHA = 0, a MODF occurs if a slave is selected (SS is at logic 0)
and later unselected (SS is at logic 1) even if no SPSCK is sent to that
slave. This happens because SS at logic 0 indicates the start of the
transmission (MISO driven out with the value of MSB) for CPHA = 0.
When CPHA = 1, a slave can be selected and then later unselected with
no transmission occurring. Therefore, MODF does not occur since a
transmission was never begun.
In a slave SPI (MSTR = 0), the MODF bit generates an SPI
receiver/error CPU interrupt request if the ERRIE bit is set. The MODF
bit does not clear the SPE bit or reset the SPI in any way. Software can
abort the SPI transmission by clearing the SPE bit of the slave.
NOTE: A logic 1 voltage on the SS pin of a slave SPI puts the MISO pin in a high
impedance state. Also, the slave SPI ignores all incoming SPSCK
clocks, even if it was already in the middle of a transmission.
To clear the MODF flag, read the SPSCR with the MODF bit set and then
write to the SPCR register. This entire clearing mechanism must occur
with no MODF condition existing or else the flag is not cleared.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.9 Inte rrup ts
Four SPI status flags can be enabled to generate CPU interrupt requests
or DMA service requests:
Table 13-2. SPI Interrupts
Flag
Request
SPI transmitter CPU interrupt request (DMAS = 0,
SPTIE = 1,SPE = 1)
SPTE
transmitter empty
SPI transmitter DMA service request (DMAS = 1,
SPTIE = 1, SPE = 1)
SPRF
receiverfull
SPI receiver CPU interrupt request (DMAS = 0, SPRIE = 1)
SPI receiver DMA service request (DMAS = 1, SPRIE = 1)
OVRF
overflow
SPI receiver/error interrupt request (ERRIE = 1)
SPI receiver/error interrupt request (ERRIE = 1)
MODF
mode fault
The DMA select bit (DMAS) controls whether SPTE and SPRF generate
CPU interrupt requests or DMA service requests. When DMAS = 0,
reading the SPI status and control register with SPRF set and then
reading the receive data register clears SPRF. When DMAS = 1, any
read of the receive data register clears the SPRF flag. The clearing
mechanism for the SPTE flag is always just a write to the transmit data
register.
The SPI transmitter interrupt enable bit (SPTIE) enables the SPTE flag
to generate transmitter CPU interrupt requests or transmitter DMA
service requests, provided that the SPI is enabled (SPE = 1).
The SPI receiver interrupt enable bit (SPRIE) enables the SPRF bit to
generate receiver CPU interrupt requests or receiver DMA service
requests, regardless of the state of the SPE bit. (See Figure 13-12.)
The error interrupt enable bit (ERRIE) enables both the MODF and
OVRF bits to generate a receiver/error CPU interrupt request.
The mode fault enable bit (MODFEN) can prevent the MODF flag from
being set so that only the OVRF bit is enabled by the ERRIE bit to
generate receiver/error CPU interrupt requests.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Interrupts
SPI TRANSMITTER
DMA SERVICE REQUEST
SPTE
SPTIE
SPE
SPI TRANSMITTER
CPU INTERRUPT REQUEST
DMAS
SPI RECEIVER
DMA SERVICE REQUEST
SPRIE
SPRF
SPI RECEIVER/ERROR
CPU INTERRUPT REQUEST
ERRIE
MODF
OVRF
Figure 13-12. SPI Interrupt Request Generation
The following sources in the SPI status and control register can generate
CPU interrupt requests or DMA service requests:
• SPI receiver full bit (SPRF) — The SPRF bit becomes set every
time a byte transfers from the shift register to the receive data
register. If the SPI receiver interrupt enable bit, SPRIE, is also set,
SPRF can generate either an SPI receiver/error CPU interrupt
request or an SPRF DMA service request.
If the DMA select bit, DMAS, is clear, SPRF generates an SPRF
CPU interrupt request. If DMAS is set, SPRF generates an SPRF
DMA service request.
• SPI transmitter empty (SPTE) — The SPTE bit becomes set every
time a byte transfers from the transmit data register to the shift
register. If the SPI transmit interrupt enable bit, SPTIE, is also set,
SPTE can generate either an SPTE CPU interrupt request or an
SPTE DMA service request.
If the DMAS bit is clear, SPTE generates an SPTE CPU interrupt
request. If DMAS is set, SPTE generates an SPTE DMA service
request.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.10 Re se tting the SPI
Any system reset completely resets the SPI. Partial resets occur
whenever the SPI enable bit (SPE) is low. Whenever SPE is low:
• The SPTE flag is set.
• Any transmission currently in progress is aborted.
• The shift register is cleared.
• The SPI state counter is cleared, making it ready for a new
complete transmission.
• All the SPI port logic is defaulted back to being general-purpose
I/O.
These items are reset only by a system reset:
• All control bits in the SPCR register
• All control bits in the SPSCR register (MODFEN, ERRIE, SPR1,
and SPR0)
• The status flags SPRF, OVRF, and MODF
By not resetting the control bits when SPE is low, the user can clear SPE
between transmissions without having to set all control bits again when
SPE is set back high for the next transmission.
By not resetting the SPRF, OVRF, and MODF flags, the user can still
service these interrupts after the SPI has been disabled. The user can
disable the SPI by writing 0 to the SPE bit. The SPI can also be disabled
by a mode fault occuring in an SPI that was configured as a master with
the MODFEN bit set.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Low-Power Mode
13.11 Low-Powe r Mod e
The WAIT instruction puts the MCU in a low power-consumption standby
mode.
The SPI module remains active after the execution of a WAIT instruction.
In wait mode the SPI module registers are not accessible by the CPU.
Any enabled CPU interrupt request from the SPI module can bring the
MCU out of wait mode.
If SPI module functions are not required during wait mode, reduce power
consumption by disabling the SPI module before executing the WAIT
instruction.
The DMA can service DMA service requests generated by the SPTE and
SPRF flags without exiting wait mode. To exit wait mode when an
overflow condition occurs, enable the OVRF bit to generate CPU
interrupt requests by setting the error interrupt enable bit (ERRIE). (See
13.9 Interrupts.)
13.12 SPI During Bre a k Inte rrup ts
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. (See Section 7. System Integration
Module (SIM).)
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
Since the SPTE bit cannot be cleared during a break with the BCFE bit
cleared, a write to the transmit data register in break mode does not
initiate a transmission, nor is this data transferred into the shift register.
Therefore, a write to the SPDR in break mode with the BCFE bit cleared
has no effect.
13.13 I/ O Sig na ls
The SPI module has five I/O pins and shares four of them with a parallel
I/O port.
• MISO — Data received
• MOSI — Data transmitted
• SPSCK — Serial clock
• SS — Slave select
• CGND — Clock ground
2
The SPI has limited inter-integrated circuit (I C) capability (requiring
software support) as a master in a single-master environment. To
2
communicate with I C peripherals, MOSI becomes an open-drain output
2
when the SPWOM bit in the SPI control register is set. In I C
communication, the MOSI and MISO pins are connected to a
2
bidirectional pin from the I C peripheral and through a pullup resistor to
V .
DD
13.13.1 MISO (Ma ste r In/ Sla ve Out)
MISO is one of the two SPI module pins that transmits serial data. In full
duplex operation, the MISO pin of the master SPI module is connected
to the MISO pin of the slave SPI module. The master SPI simultaneously
receives data on its MISO pin and transmits data from its MOSI pin.
Slave output data on the MISO pin is enabled only when the SPI is
configured as a slave. The SPI is configured as a slave when its
SPMSTR bit is logic 0 and its SS pin is at logic 0. To support a multiple-
slave system, a logic 1 on the SS pin puts the MISO pin in a high-
impedance state.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
I/O Signals
When enabled, the SPI controls data direction of the MISO pin
regardless of the state of the data direction register of the shared I/O
port.
13.13.2 MOSI (Ma ste r Out/ Sla ve In)
MOSI is one of the two SPI module pins that transmits serial data. In full
duplex operation, the MOSI pin of the master SPI module is connected
to the MOSI pin of the slave SPI module. The master SPI simultaneously
transmits data from its MOSI pin and receives data on its MISO pin.
When enabled, the SPI controls data direction of the MOSI pin
regardless of the state of the data direction register of the shared I/O
port.
13.13.3 SPSCK (Se ria l Cloc k)
The serial clock synchronizes data transmission between master and
slave devices. In a master MCU, the SPSCK pin is the clock output. In a
slave MCU, the SPSCK pin is the clock input. In full-duplex operation,
the master and slave MCUs exchange a byte of data in eight serial clock
cycles.
When enabled, the SPI controls data direction of the SPSCK pin
regardless of the state of the data direction register of the shared I/O
port.
13.13.4 SS (Sla ve Se le c t)
The SS pin has various functions depending on the current state of the
SPI. For an SPI configured as a slave, the SS is used to select a slave.
For CPHA = 0, the SS is used to define the start of a transmission. (See
13.6 Transmission Formats.) Since it is used to indicate the start of a
transmission, the SS must be toggled high and low between each byte
transmitted for the CPHA = 0 format. However, it can remain low
between transmissions for the CPHA = 1 format. See Figure 13-13.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
MISO/MOSI
MASTER SS
BYTE 1
BYTE 2
BYTE 3
SLAVE SS
CPHA = 0
SLAVE SS
CPHA = 1
Figure 13-13. CPHA/SS Timing
When an SPI is configured as a slave, the SS pin is always configured
as an input. It cannot be used as a general-purpose I/O regardless of the
state of the MODFEN control bit. However, the MODFEN bit can still
prevent the state of the SS from creating a MODF error. (See 13.14.2
SPI Status and Control Register.)
NOTE: A logic 1 voltage on the SS pin of a slave SPI puts the MISO pin in a high-
impedance state. The slave SPI ignores all incoming SPSCK clocks,
even if it was already in the middle of a transmission.
When an SPI is configured as a master, the SS input can be used in
conjunction with the MODF flag to prevent multiple masters from driving
MOSI and SPSCK. (See 13.8.2 Mode Fault Error.) For the state of the
SS pin to set the MODF flag, the MODFEN bit in the SPSCK register
must be set. If the MODFEN bit is low for an SPI master, the SS pin can
be used as a general-purpose I/O under the control of the data direction
register of the shared I/O port. With MODFEN high, it is an input-only pin
to the SPI regardless of the state of the data direction register of the
shared I/O port.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
I/O Registers
The CPU can always read the state of the SS pin by configuring the
appropriate pin as an input and reading the port data register. (See
Table 13-3.)
Table 13-3. SPI Configuration
SPE SPMSTR
MODFEN
SPI configuration
Not Enabled
State of SS logic
General-purpose I/O;
SS ignored by SPI
(1)
0
1
1
1
X
X
X
0
1
0
Slave
Input-only to SPI
General-purpose I/O;
SS ignored by SPI
1
1
Master without MODF
Master with MODF
Input-only to SPI
1. X = don’t care
13.13.5 CGND (Cloc k Ground )
CGND is the ground return for the serial clock pin, SPSCK, and the
ground for the port output buffers. To reduce the ground return path loop
and minimize radio frequency (RF) emissions, connect the ground pin of
the slave to the CGND pin of the master.
13.14 I/ O Re g iste rs
Three registers control and monitor SPI operation:
• SPI control register, SPCR
• SPI status and control register, SPSCR
• SPI data register, SPDR
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
13.14.1 SPI Control Re g iste r
The SPI control register:
• Enables SPI module interrupt requests
• Selects CPU interrupt requests or DMA service requests
• Configures the SPI module as master or slave
• Selects serial clock polarity and phase
• Configures the SPSCK, MOSI, and MISO pins as open-drain
outputs
• Enables the SPI module
Address: $0044
Bit 7
6
5
4
3
2
1
SPE
0
Bit 0
SPTIE
0
Read:
Write:
Reset:
SPRIE
0
DMAS SPMSTR CPOL
CPHA SPWOM
0
1
0
1
0
Figure 13-14. SPI Control Register (SPCR)
SPRIE — SPI receiver interrupt enable bit
This read/write bit enables CPU interrupt requests or DMA service
requests generated by the SPRF bit. The SPRF bit is set when a byte
transfers from the shift register to the receive data register. Reset
clears the SPRIE bit.
1 = SPRF CPU interrupt requests or SPRF DMA service requests
enabled
0 = SPRF CPU interrupt requests or SPRF DMA service requests
disabled
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
I/O Registers
DMAS —DMA select bit
This read/write bit selects DMA service requests when the SPI
receiver full bit, SPRF, or the SPI transmitter empty bit, SPTE,
becomes set. Setting the DMAS bit disables SPRF CPU interrupt
requests and SPTE CPU interrupt requests. Reset clears the DMAS
bit.
1 = SPRF DMA and SPTE DMA service requests enabled
(SPRF CPU and SPTE CPU interrupt requests disabled)
0 = SPRF DMA and SPTE DMA service requests disabled
(SPRF CPU and SPTE CPU interrupt requests enabled)
SPMSTR — SPI master bit
This read/write bit selects master mode operation or slave mode
operation. Reset sets the SPMSTR bit.
1 = Master mode
0 = Slave mode
CPOL — Clock polarity bit
This read/write bit determines the logic state of the SPSCK pin
between transmissions. (Figure 13-4 and Figure 13-6.) To transmit
data between SPI modules, the SPI modules must have identical
CPOL values. Reset clears the CPOL bit.
CPHA — Clock phase bit
This read/write bit controls the timing relationship between the serial
clock and SPI data. (See Figure 13-4 and Figure 13-6.) To transmit
data between SPI modules, the SPI modules must have identical
CPHA values. When CPHA = 0, the SS pin of the slave SPI module
must be set to logic 1 between bytes. (See Figure 13-13.) Reset sets
the CPHA bit.
SPWOM — SPI wired-OR mode bit
This read/write bit disables the pullup devices on pins SPSCK, MOSI,
and MISO so that those pins become open-drain outputs.
1 = Wired-OR SPSCK, MOSI, and MISO pins
0 = Normal push-pull SPSCK, MOSI, and MISO pins
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
SPE — SPI enable
This read/write bit enables the SPI module. Clearing SPE causes a
partial reset of the SPI. (See 13.10 Resetting the SPI.) Reset clears
the SPE bit.
1 = SPI module enabled
0 = SPI module disabled
SPTIE— SPI transmit interrupt enable
This read/write bit enables CPU interrupt requests or DMA service
requests generated by the SPTE bit. SPTE is set when a byte
transfers from the transmit data register to the shift register. Reset
clears the SPTIE bit.
1 = SPTE CPU interrupt requests or SPTE DMA service requests
enabled
0 = SPTE CPU interrupt requests or SPTE DMA service requests
disabled
13.14.2 SPI Sta tus a nd Control Re g iste r
The SPI status and control register contains flags to signal these
conditions:
• Receive data register full
• Failure to clear SPRF bit before next byte is received (overflow
error)
• Inconsistent logic level on SS pin (mode fault error)
• Transmit data register empty
The SPI status and control register also contains bits that perform these
functions:
• Enable error interrupts
• Enable mode fault error detection
• Select master SPI baud rate
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
I/O Registers
Address: $0045
Bit 7
6
5
OVRF
R
4
MODF
R
3
SPTE
R
2
1
Bit 0
Read: SPRF
ERRIE
MODFEN SPR1
SPR0
0
Write:
Reset:
R
0
0
0
0
1
0
0
R
= Reserved
Figure 13-15. SPI Status and Control Register (SPSCR)
SPRF — SPI receiver full bit
This clearable, read-only flag is set each time a byte transfers from
the shift register to the receive data register. SPRF generates a CPU
interrupt request or a DMA service request if the SPRIE bit in the SPI
control register is set also.
The DMA select bit (DMAS) in the SPI control register determines
whether SPRF generates an SPRF CPU interrupt request or an
SPRF DMA service request. During an SPRF CPU interrupt
(DMAS = 0), the CPU clears SPRF by reading the SPI status and
control register with SPRF set and then reading the SPI data register.
During an SPRF DMA transmission (DMAS = 1), any read of the SPI
data register clears the SPRF bit.
Reset clears the SPRF bit.
1 = Receive data register full
0 = Receive data register not full
NOTE: When the DMA is configured to service the SPI (DMAS = 1), a read by
the CPU of the receive data register can inadvertently clear the SPRF bit
and cause the DMA to miss a service request.
ERRIE — Error interrupt enable bit
This read/write bit enables the MODF and OVRF bits to generate
CPU interrupt requests. Reset clears the ERRIE bit.
1 = MODF and OVRF can generate CPU interrupt requests.
0 = MODF and OVRF cannot generate CPU interrupt requests.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
OVRF — Overflow bit
This clearable, read-only flag is set if software does not read the byte
in the receive data register before the next full byte enters the shift
register. In an overflow condition, the byte already in the receive data
register is unaffected, and the byte that shifted in last is lost. Clear the
OVRF bit by reading the SPI status and control register with OVRF set
and then reading the receive data register. Reset clears the OVRF bit.
1 = Overflow
0 = No overflow
MODF — Mode fault bit
This clearable, read-only flag is set in a slave SPI if the SS pin goes
high during a transmission with the MODFEN bit set. In a master SPI,
the MODF flag is set if the SS pin goes low at any time with the
MODFEN bit set. Clear the MODF bit by reading the SPI status and
control register (SPSCR) with MODF set and then writing to the SPI
control register (SPCR). Reset clears the MODF bit.
1 = SS pin at inappropriate logic level
0 = SS pin at appropriate logic level
SPTE — SPI transmitter empty bit
This clearable, read-only flag is set each time the transmit data
register transfers a byte into the shift register. SPTE generates an
SPTE CPU interrupt request or an SPTE DMA service request if the
SPTIE bit in the SPI control register is set also.
NOTE: Do not write to the SPI data register unless the SPTE bit is high.
The DMA select bit (DMAS) in the SPI control register determines
whether SPTE generates an SPTE CPU interrupt request or an
SPTE DMA service request. During an SPTE CPU interrupt
(DMAS = 0), the CPU clears the SPTE bit by writing to the transmit
data register. During an SPTE DMA transmission (DMAS = 1), the
DMA automatically clears SPTE when it writes to the transmit data
register.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
I/O Registers
NOTE: When the DMA is configured to service the SPI (DMAS = 1), a write by
the CPU of the transmit data register can inadvertently clear the SPTE
bit and cause the DMA to miss a service request.
Reset sets the SPTE bit.
1 = Transmit data register empty
0 = Transmit data register not empty
MODFEN — Mode fault enable bit
This read/write bit, when set to 1, allows the MODF flag to be set. If
the MODF flag is set, clearing the MODFEN does not clear the MODF
flag. If the SPI is enabled as a master and the MODFEN bit is low,
then the SS pin is available as a general-purpose I/O.
If the MODFEN bit is set, then this pin is not available as a general
purpose I/O. When the SPI is enabled as a slave, the SS pin is not
available as a general purpose I/O regardless of the value of
MODFEN. (See 13.13.4 SS (Slave Select).)
If the MODFEN bit is low, the level of the SS pin does not affect the
operation of an enabled SPI configured as a master. For an enabled
SPI configured as a slave, having MODFEN low only prevents the
MODF flag from being set. It does not affect any other part of SPI
operation. (See 13.8.2 Mode Fault Error.)
SPR1 and SPR0 — SPI baud rate select bits
In master mode, these read/write bits select one of four baud rates as
shown in Table 13-4. SPR1 and SPR0 have no effect in slave mode.
Reset clears SPR1 and SPR0.
Table 13-4. SPI Master Baud Rate Selection
SPR1:SPR0
Baud rate divisor (BD)
00
01
10
11
2
8
32
128
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Pe rip he ra l Inte rfa c e Mod ule (SPI)
Use this formula to calculate the SPI baud rate:
CGMOUT
Baud rate = --------------------------
2 × BD
where:
CGMOUT = base clock output of the clock generator module (CGM)
BD = baud rate divisor
13.14.3 SPI Da ta Re g iste r
The SPI data register consists of the read-only receive data register and
the write-only transmit data register. Writing to the SPI data register
writes data into the transmit data register. Reading the SPI data register
reads data from the receive data register. The transmit data and receive
data registers are separate registers that can contain different values.
(See Figure 13-1.)
Address: $0046
Bit 7
R7
6
5
4
3
2
1
Bit 0
R0
Read:
Write:
Reset:
R6
T6
R5
T5
R4
T4
R3
T3
R2
T2
R1
T1
T7
T0
Indeterminate after reset
Figure 13-16. SPI Data Register (SPDR)
R7:R0/T7:T0 — Receive/transmit data bits
NOTE: Do not use read-modify-write instructions on the SPI data register since
the register read is not the same as the register written.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 14. Se ria l Com m unic a tions Inte rfa c e Mod ule (SCI)
14.1 Conte nts
14.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296
14.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296
14.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
14.4.1
14.4.2
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299
Character Transmission. . . . . . . . . . . . . . . . . . . . . . . . .300
Break Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302
Idle Characters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302
Inversion of Transmitted Output. . . . . . . . . . . . . . . . . . .303
Transmitter Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . .303
Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .304
Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305
Character Reception . . . . . . . . . . . . . . . . . . . . . . . . . . .305
Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305
Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308
Receiver Wakeup. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308
Receiver Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . .309
Error Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .309
14.4.2.1
14.4.2.2
14.4.2.3
14.4.2.4
14.4.2.5
14.4.2.6
14.4.3
14.4.3.1
14.4.3.2
14.4.3.3
14.4.3.4
14.4.3.5
14.4.3.6
14.4.3.7
14.5 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .310
14.6 SCI During Break Module Interrupts. . . . . . . . . . . . . . . . . . . .310
14.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311
14.7.1
14.7.2
PTF5/TxD (Transmit Data) . . . . . . . . . . . . . . . . . . . . . . . .311
PTF4/RxD (Receive Data). . . . . . . . . . . . . . . . . . . . . . . . .311
14.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311
14.8.1
14.8.2
14.8.3
14.8.4
14.8.5
14.8.6
14.8.7
SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . .312
SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .315
SCI Control Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . .318
SCI Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . .320
SCI Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . .324
SCI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .325
SCI Baud Rate Register . . . . . . . . . . . . . . . . . . . . . . . . . .325
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.2 Introd uc tion
This section describes the serial communications interface module (SCI,
Version D), which allows high-speed asynchronous communications
with peripheral devices and other MCUs.
14.3 Fe a ture s
Features of the SCI module include:
• Full duplex operation
• Standard mark/space non-return-to-zero (nrz) format
• 32 programmable baud rates
• Programmable 8-bit or 9-bit character length
• Separately enabled transmitter and receiver
• Separate receiver and transmitter cpu interrupt requests
• Separate receiver and transmitter
• Programmable transmitter output polarity
• Two receiver wakeup methods:
– Idle line wakeup
– Address mark wakeup
• Interrupt-driven operation with eight interrupt flags:
– Transmitter empty
– Transmission complete
– Receiver full
– Idle receiver input
– Receiver overrun
– Noise error
– Framing error
– Parity error
• Receiver framing error detection
• Hardware parity checking
• 1/16 bit-time noise detection
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
14.4 Func tiona l De sc rip tion
Figure 14-1 shows the structure of the SCI module. The SCI allows full-
duplex, asynchronous, NRZ serial communication among the MCU and
remote devices, including other MCUs. The transmitter and receiver of
the SCI operate independently, although they use the same baud rate
generator. During normal operation, the CPU monitors the status of the
SCI, writes the data to be transmitted, and processes received data.
INTERNAL BUS
SCI DATA
REGISTER
SCI DATA
REGISTER
RECEIVE
SHIFT REGISTER
TRANSMIT
SHIFT REGISTER
PTF4/RxD
PTF5/TxD
TXINV
SCTIE
R8
T8
TCIE
SCRIE
ILIE
TE
SCTE
TC
RE
RWU
SBK
SCRF
IDLE
OR
NF
FE
PE
ORIE
NEIE
FEIE
PEIE
LOOPS
ENSCI
LOOPS
RECEIVE
CONTROL
FLAG
CONTROL
TRANSMIT
CONTROL
WAKEUP
CONTROL
M
BKF
RPF
ENSCI
WAKE
ILTY
PEN
PTY
PRE-
BAUD RATE
÷ 4
IT12
SCALER GENERATOR
DATA SELECTION
CONTROL
÷ 16
Figure 14-1. SCI Module Block Diagram
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
Addr.
Register Name
Bit 7
6
5
4
M
3
WAKE
0
2
ILTY
0
1
PEN
0
Bit 0
PTY
0
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
LOOPS ENSCI TXINV
SCI Control Register 1
(SCC1)
$0038
0
0
TCIE
0
0
0
SCTIE
SCRIE
ILIE
TE
RE
0
RWU
0
SBK
0
SCI Control Register 2
(SCC2)
$0039
$003A
$003B
$003C
$003D
$003E
0
R8
R
0
0
0
0
0
T8
ORIE
NEIE
FEIE
PEIE
SCI Control Register 3
(SCC3)
R
R
U
U
TC
R
0
0
0
OR
R
0
NF
R
0
FE
R
0
PE
R
Read: SCTE
SCRF
R
IDLE
R
SCI Status Register 1
(SCS1)
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
R
1
1
0
0
0
0
0
0
0
0
0
0
0
0
BKF
R
RPF
R
SCI Status Register 2
(SCS2)
R
0
R
0
R
R
R
R
0
0
0
0
0
0
R7
T7
R6
T6
R5
T5
R4
T4
R3
T3
R2
T2
R1
T1
R0
T0
SCI Data Register
(SCDR)
Unaffected by reset
0
R
0
0
R
0
0
SCP1
0
SCP0
SCR2
0
SCR1
0
SCR0
0
SCI Baud Rate Register
(SCBR)
R
0
0
R
= Reserved
U = Unaffected
Figure 14-2. SCI I/O Register Summary
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
14.4.1 Da ta Form a t
The SCI uses the standard non-return-to-zero mark/space data format
illustrated in Figure 14-3.
8-BIT DATA FORMAT
BIT M IN SCC1 CLEAR
POSSIBLE
PARITY
NEXT
START
BIT
BIT
START
STOP
BIT
BIT 0
BIT 0
BIT 1
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT
9-BIT DATA FORMAT
BIT M IN SCC1 SET
POSSIBLE
PARITY
BIT
NEXT
START
BIT
START
BIT
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 8
STOP
BIT
Figure 14-3. SCI Data Formats
14.4.2 Tra nsm itte r
Figure 14-4 shows the structure of the SCI transmitter.
14.4.2.1 Cha ra c te r Le ng th
The transmitter can accommodate either 8-bit or 9-bit data. The state of
the M bit in SCI control register 1 (SCC1) determines character length.
When transmitting 9-bit data, bit T8 in SCI control register 3 (SCC3) is
the ninth bit (bit 8).
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.4.2.2 Cha ra c te r Tra nsm issio n
During an SCI transmission, the transmit shift register shifts a character
out to the PTF5/TxD pin. The SCI data register (SCDR) is the write-only
buffer between the internal data bus and the transmit shift register. To
initiate an SCI transmission:
1. Enable the SCI by writing a logic 1 to the enable SCI bit (ENSCI)
in SCI control register 1 (SCC1).
2. Enable the transmitter by writing a logic 1 to the transmitter enable
bit (TE) in SCI control register 2 (SCC2).
3. Clear the SCI transmitter empty bit by first reading SCI status
register 1 (SCS1) and then writing to the SCDR.
4. Repeat step 3 for each subsequent transmission.
At the start of a transmission, transmitter control logic automatically
loads the transmit shift register with a preamble of logic 1s. After the
preamble shifts out, control logic transfers the SCDR data into the
transmit shift register. A logic 0 start bit automatically goes into the least
significant bit (LSB) position of the transmit shift register. A logic 1 stop
bit goes into the most significant bit (MSB) position.
The SCI transmitter empty bit, SCTE, in SCS1 becomes set when the
SCDR transfers a byte to the transmit shift register. The SCTE bit
indicates that the SCDR can accept new data from the internal data bus.
If the SCI transmit interrupt enable bit, SCTIE, in SCC2 is also set, the
SCTE bit generates a transmitter CPU interrupt request.
When the transmit shift register is not transmitting a character, the
PTF5/TxD pin goes to the idle condition, logic 1. If at any time software
clears the ENSCI bit in SCI control register 1 (SCC1), the transmitter and
receiver relinquish control of the port F pins.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
INTERNAL BUS
PRE-
BAUD
÷ 16
÷ 4
SCI DATA REGISTER
SCALER DIVIDER
SCP1
SCP0
SCR1
SCR2
SCR0
11-BIT
TRANSMIT
SHIFT REGISTER
I
S
S
H
8
7
6
5
4
3
2
1
0
L
PTF5/TxD
TXINV
M
M
PEN
PTY
PARITY
GENERATION
T8
TRANSMITTER
CONTROL LOGIC
SCTE
SBK
SCTE
LOOPS
ENSCI
TE
SCTIE
SCTIE
TC
TC
TCIE
TCIE
Figure 14-4. SCI Transmitter
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.4.2.3 Bre a k Cha ra c te rs
Writing a logic 1 to the send break bit, SBK, in SCC2 loads the transmit
shift register with a break character. A break character contains all logic
0s and has no start, stop, or parity bit. Break character length depends
on the M bit in SCC1. As long as SBK is at logic 1, transmitter logic
continuously loads break characters into the transmit shift register. After
software clears the SBK bit, the shift register finishes transmitting the
last break character and then transmits at least one logic 1. The
automatic logic 1 at the end of a break character guarantees the
recognition of the start bit of the next character.
The SCI recognizes a break character when a start bit is followed by
eight or nine logic 0 data bits and a logic 0 where the stop bit should be.
Receiving a break character has these effects on SCI registers:
• Sets the framing error bit (FE) in SCS1
• Sets the SCI receiver full bit (SCRF) in SCS1
• Clears the SCI data register (SCDR)
• Clears the R8 bit in SCC3
• Sets the break flag bit (BKF) in SCS2
• May set the overrun (OR), noise flag (NF), parity error (PE), or
reception-in-progress flag (RPF) bits
14.4.2.4 Id le Cha ra c te rs
An idle character contains all logic 1s and has no start, stop, or parity bit.
Idle character length depends on the M bit in SCC1. The preamble is a
synchronizing idle character that begins every transmission.
If the TE bit is cleared during a transmission, the PTF5/TxD pin becomes
idle after completion of the transmission in progress. Clearing and then
setting the TE bit during a transmission queues an idle character to be
sent after the character currently being transmitted.
NOTE: When queueing an idle character, return the TE bit to logic 1 before the
stop bit of the current character shifts out to the PTF5/TxD pin. Setting
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
TE after the stop bit appears on PTF5/TxD causes data previously
written to the SCDR to be lost.
A good time to toggle the TE bit is when the SCTE bit becomes set and
just before writing the next byte to the SCDR.
14.4.2.5 Inve rsio n o f Tra nsm itte d Outp ut
The transmit inversion bit (TXINV) in SCI control register 1 (SCC1)
reverses the polarity of transmitted data. All transmitted values, including
idle, break, start, and stop bits, are inverted when TXINV is at logic 1.
(See 14.8.1 SCI Control Register 1.)
14.4.2.6 Tra nsm itte r Inte rrup ts
The following conditions can generate CPU interrupt requests from the
SCI transmitter:
• SCI transmitter empty (SCTE) — The SCTE bit in SCS1 indicates
that the SCDR has transferred a character to the transmit shift
register. SCTE can generate a transmitter CPU interrupt request.
Setting the SCI transmit interrupt enable bit, SCTIE, in SCC2
enables the SCTE bit to generate transmitter CPU interrupt
requests.
• Transmission complete (TC) — The TC bit in SCS1 indicates that
the transmit shift register and the SCDR are empty and that no
break or idle character has been generated. The transmission
complete interrupt enable bit, TCIE, in SCC2 enables the TC bit to
generate transmitter CPU interrupt requests.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.4.3 Re c e ive r
Figure 14-5 shows the structure of the SCI receiver.
INTERNAL BUS
SCR1
SCP1
SCR2
SCI DATA REGISTER
SCP0
SCR0
PRE-
SCALER DIVIDER
BAUD
÷ 4
÷ 16
11-BIT
RECEIVE SHIFT REGISTER
IT12
DATA
RECOVERY
H
8
7
6
5
4
3
2
1
0
L
PTF4/Rx
ALL 0s
BKF
RPF
M
RWU
SCRF
IDLE
WAKE
ILTY
WAKEUP
LOGIC
PEN
PTY
R8
PARITY
CHECKING
IDLE
ILIE
ILIE
SCRF
SCRIE
SCRIE
OR
OR
ORIE
ORIE
NF
NF
NEIE
NEIE
FE
FE
FEIE
FEIE
PE
PE
PEIE
PEIE
Figure 14-5. SCI Receiver Block Diagram
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
14.4.3.1 Cha ra c te r Le ng th
The receiver can accommodate either 8-bit or 9-bit data. The state of the
M bit in SCI control register 1 (SCC1) determines character length.
When receiving 9-bit data, bit R8 in SCI control register 2 (SCC2) is the
ninth bit (bit 8). When receiving 8-bit data, bit R8 is a copy of the eighth
bit (bit 7).
14.4.3.2 Cha ra c te r Re c e p tio n
During an SCI reception, the receive shift register shifts characters in
from the PTF4/RxD pin. The SCI data register (SCDR) is the read-only
buffer between the internal data bus and the receive shift register.
After a complete character shifts into the receive shift register, the data
portion of the character transfers to the SCDR. The SCI receiver full bit,
SCRF, in SCI status register 1 (SCS1) becomes set, indicating that the
received byte can be read. If the SCI receive interrupt enable bit, SCRIE,
in SCC2 is also set, the SCRF bit generates a receiver CPU interrupt
request.
14.4.3.3 Da ta Sa m p ling
The receiver samples the PTF4/RxD pin at the RT clock rate. The RT
clock is an internal signal with a frequency 16 times the baud rate. To
adjust for baud rate mismatch, the RT clock is resynchronized at these
times (see Figure 14-6):
• After every start bit
• After the receiver detects a data bit change from logic 1 to logic 0
(after the majority of data bit samples at RT8, RT9, and RT10
return a valid logic 1 and the majority of the next RT8, RT9, and
RT10 samples return a valid logic 0)
To locate the start bit, data recovery logic does an asynchronous search
for a logic 0 preceded by three logic 1s. When the falling edge of a
possible start bit occurs, the RT clock begins to count to 16.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
START BIT
LSB
PTF4/RxD
START BIT
QUALIFICATION
START BIT
VERIFICATION
DATA
SAMPLING
SAMPLES
RT
CLOCK
RT CLOCK
STATE
T
T
T
T
R
R
R
R
R
R
R
R
R
R
R
R
T
T
R
R
R
T
T
T
T
T
3
RT4
RT CLOCK
RESET
Figure 14-6. Receiver Data Sampling
To verify the start bit and to detect noise, data recovery logic takes
samples at RT3, RT5, and RT7. Table 14-1 summarizes the results of
the start bit verification samples.
Table 14-1. Start Bit Verification
RT3, RT5, and RT7
samples
Start bit
verification
Noise flag
000
001
010
011
100
101
110
111
Yes
Yes
Yes
No
0
1
1
0
1
0
0
0
Yes
No
No
No
If start bit verification is not successful, the RT clock is reset and a new
search for a start bit begins.
To determine the value of a data bit and to detect noise, recovery logic
takes samples at RT8, RT9, and RT10. Table 14-2 summarizes the
results of the data bit samples.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
Table 14-2. Data Bit Recovery
RT8, RT9, and RT10
Data bit
determination
Noise flag
samples
000
0
0
0
1
0
1
1
1
0
1
1
1
1
1
1
0
001
010
011
100
101
110
111
NOTE: The RT8, RT9, and RT10 samples do not affect start bit verification. If
any or all of the RT8, RT9, and RT10 start bit samples are logic 1s
following a successful start bit verification, the noise flag (NF) is set and
the receiver assumes that the bit is a start bit.
To verify a stop bit and to detect noise, recovery logic takes samples at
RT8, RT9, and RT10. Table 14-3 summarizes the results of the stop bit
samples.
Table 14-3. Stop Bit Recovery
RT8, RT9, and RT10
samples
Framing
error flag
Noise flag
000
001
010
011
100
101
110
111
1
1
1
0
1
0
0
0
0
1
1
1
1
1
1
0
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.4.3.4 Fra m ing Erro rs
If the data recovery logic does not detect a logic 1 where the stop bit
should be in an incoming character, it sets the framing error bit, FE, in
SCS1. The FE flag is set at the same time that the SCRF bit is set. A
break character that has no stop bit also sets the FE bit.
14.4.3.5 Re c e ive r Wa ke up
So that the MCU can ignore transmissions intended only for other
receivers in multiple-receiver systems, the receiver can be put into a
standby state. Setting the receiver wakeup bit, RWU, in SCC2 puts the
receiver into a standby state during which receiver interrupts are
disabled.
Depending on the state of the WAKE bit in SCC1, either of two
conditions on the PTF4/RxD pin can bring the receiver out of the standby
state:
• Address mark — An address mark is a logic 1 in the most
significant bit position of a received character. When the WAKE bit
is set, an address mark wakes the receiver from the standby state
by clearing the RWU bit. The address mark also sets the SCI
receiver full bit, SCRF. Software can then compare the character
containing the address mark to the user-defined address of the
receiver. If they are the same, the receiver remains awake and
processes the characters that follow. If they are not the same,
software can set the RWU bit and put the receiver back into the
standby state.
• Idle input line condition — When the WAKE bit is clear, an idle
character on the PTF4/RxD pin wakes the receiver from the
standby state by clearing the RWU bit. The idle character that
wakes the receiver does not set the receiver idle bit, IDLE, or the
SCI receiver full bit, SCRF. The idle line type bit, ILTY, determines
whether the receiver begins counting logic 1s as idle character bits
after the start bit or after the stop bit.
NOTE: Clearing the WAKE bit after the PTF4/RxD pin has been idle can cause
the receiver to wake up immediately.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
Functional Description
14.4.3.6 Re c e ive r Inte rrup ts
The following sources can generate CPU interrupt requests from the SCI
receiver:
• SCI receiver full (SCRF) — The SCRF bit in SCS1 indicates that
the receive shift register has transferred a character to the SCDR.
SCRF can generate a receiver CPU interrupt request. Setting the
SCI receive interrupt enable bit, SCRIE, in SCC2 enables the
SCRF bit to generate receiver CPU interrupts.
• Idle input (IDLE) — The IDLE bit in SCS1 indicates that 10 or 11
consecutive logic 1s shifted in from the PTF4/RxD pin. The idle
line interrupt enable bit, ILIE, in SCC2 enables the IDLE bit to
generate CPU interrupt requests.
14.4.3.7 Erro r Inte rrup ts
The following receiver error flags in SCS1 can generate CPU interrupt
requests:
• Receiver overrun (OR) — The OR bit indicates that the receive
shift register shifted in a new character before the previous
character was read from the SCDR. The previous character
remains in the SCDR, and the new character is lost. The overrun
interrupt enable bit, ORIE, in SCC3 enables OR to generate SCI
error CPU interrupt requests.
• Noise flag (NF) — The NF bit is set when the SCI detects noise on
incoming data or break characters, including start, data, and stop
bits. The noise error interrupt enable bit, NEIE, in SCC3 enables
NF to generate SCI error CPU interrupt requests.
• Framing error (FE) — The FE bit in SCS1 is set when a logic 0
occurs where the receiver expects a stop bit. The framing error
interrupt enable bit, FEIE, in SCC3 enables FE to generate SCI
error CPU interrupt requests.
• Parity error (PE) — The PE bit in SCS1 is set when the SCI
detects a parity error in incoming data. The parity error interrupt
enable bit, PEIE, in SCC3 enables PE to generate SCI error CPU
interrupt requests.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.5 Wa it Mod e
The WAIT and STOP instructions put the MCU in low power-
consumption standby modes.
The SCI module remains active after the execution of a WAIT
instruction. In wait mode the SCI module registers are not accessible by
the CPU. Any enabled CPU interrupt request from the SCI module can
bring the MCU out of wait mode.
If SCI module functions are not required during wait mode, reduce power
consumption by disabling the module before executing the WAIT
instruction.
14.6 SCI During Bre a k Mod ule Inte rrup ts
The system integration module (SIM) controls whether status bits in other
modules can be cleared during interrupts generated by the break
module. The BCFE bit in the SIM break flag control register (SBFCR)
enables software to clear status bits during the break state.
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Signals
14.7 I/ O Sig na ls
Port F shares two of its pins with the SCI module. The two SCI I/O pins
are:
• PTF5/TxD — Transmit data
• PTF4/RxD — Receive data
14.7.1 PTF5/ TxD (Tra nsm it Da ta )
The PTF5/TxD pin is the serial data output from the SCI transmitter. The
SCI shares the PTF5/TxD pin with port F. When the SCI is enabled, the
PTF5/TxD pin is an output regardless of the state of the DDRF5 bit in
data direction register F (DDRF).
14.7.2 PTF4/ RxD (Re c e ive Da ta )
The PTF4/RxD pin is the serial data input to the SCI receiver. The SCI
shares the PTF4/RxD pin with port F. When the SCI is enabled, the
PTF4/RxD pin is an input regardless of the state of the DDRF4 bit in data
direction register F (DDRF).
14.8 I/ O Re g iste rs
These I/O registers control and monitor SCI operation:
• SCI control register 1, SCC1
• SCI control register 2, SCC2
• SCI control register 3, SCC3
• SCI status register 1, SCS1
• SCI status register 2, SCS2
• SCI data register, SCDR
• SCI baud rate register, SCBR
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.8.1 SCI Control Re g iste r 1
SCI control register 1:
• Enables loop mode operation
• Enables the SCI
• Controls output polarity
• Controls character length
• Controls SCI wake-up method
• Controls idle character detection
• Enables parity function
• Controls parity type
Address: $0038
Bit 7
6
ENSCI
0
5
TXINV
0
4
M
0
3
WAKE
0
2
ILTY
0
1
PEN
0
Bit 0
PTY
0
Read:
Write:
Reset:
LOOPS
0
Figure 14-7. SCI Control Register 1 (SCC1)
LOOPS — Loop mode select bit
This read/write bit enables loop mode operation. In loop mode the
PTE6/RxD pin is disconnected from the SCI, and the transmitter
output goes into the receiver input. Both the transmitter and the
receiver must be enabled to use loop mode. Reset clears the LOOPS
bit.
1 = Loop mode enabled
0 = Normal operation enabled
ENSCI — Enable SCI bit
This read/write bit enables the SCI and the SCI baud rate generator.
Clearing ENSCI sets the SCTE and TC bits in SCI status register 1
and disables transmitter interrupts. Reset clears the ENSCI bit.
1 = SCI enabled
0 = SCI disabled
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
TXINV — Transmit inversion bit
This read/write bit reverses the polarity of transmitted data. Reset
clears the TXINV bit.
1 = Transmitter output inverted
0 = Transmitter output not inverted
NOTE: Setting the TXINV bit inverts all transmitted values, including idle, break,
start, and stop bits.
M — Mode (character length) bit
This read/write bit determines whether SCI characters are eight or
nine bits long. (See Table 14-4.) The ninth bit can serve as an extra
stop bit, as a receiver wakeup signal, or as a parity bit. Reset clears
the M bit.
1 = 9-bit SCI characters
0 = 8-bit SCI characters
WAKE — Wakeup condition bit
This read/write bit determines which condition wakes up the SCI: a
logic 1 (address mark) in the most significant bit (MSB) position of a
received character or an idle condition on the PTE6/RxD pin. Reset
clears the WAKE bit.
1 = Address mark wakeup
0 = Idle line wakeup
ILTY — Idle line type bit
This read/write bit determines when the SCI starts counting logic 1s
as idle character bits. The counting begins either after the start bit or
after the stop bit. If the count begins after the start bit, then a string of
logic 1s preceding the stop bit may cause false recognition of an idle
character. Beginning the count after the stop bit avoids false idle
character recognition, but requires properly synchronized
transmissions. Reset clears the ILTY bit.
1 = Idle character bit count begins after stop bit.
0 = Idle character bit count begins after start bit.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
PEN — Parity enable bit
This read/write bit enables the SCI parity function. (See Table 14-4.)
When enabled, the parity function inserts a parity bit in the most
significant bit position. (See Figure 14-3.) Reset clears the PEN bit.
1 = Parity function enabled
0 = Parity function disabled
PTY — Parity bit
This read/write bit determines whether the SCI generates and checks
for odd parity or even parity. (See Table 14-4.) Reset clears the PTY
bit.
1 = Odd parity
0 = Even parity
NOTE: Changing the PTY bit in the middle of a transmission or reception can
generate a parity error.
Table 14-4. Character Format Selection
Control bits
PEN:PTY
Character format
Start
bits
Data
bits
Stop
Parity
Character
length
M
bits
0
1
0
0
1
1
0X
0X
10
11
10
11
1
1
1
1
1
1
8
9
7
7
8
8
None
None
Even
Odd
1
1
1
1
1
1
10 bits
11 bits
10 bits
10 bits
11 bits
11 bits
Even
Odd
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
14.8.2 SCI Control Re g iste r 2
SCI control register 2:
• Enables these CPU interrupt requests:
– Enables the SCTE bit to generate transmitter CPU interrupt
requests
– Enables the TC bit to generate transmitter CPU interrupt
requests
– Enables the SCRF bit to generate receiver CPU interrupt
requests
– Enables the IDLE bit to generate receiver CPU interrupt
requests
• Enables the transmitter
• Enables the receiver
• Enables SCI wake-up
• Transmits SCI break characters
Address: $0039
Bit 7
6
TCIE
0
5
SCRIE
0
4
ILIE
0
3
TE
0
2
RE
0
1
RWU
0
Bit 0
SBK
0
Read:
Write:
Reset:
SCTIE
0
Figure 14-8. SCI Control Register 2 (SCC2)
SCTIE — SCI transmit interrupt enable bit
This read/write bit enables the SCTE bit to generate SCI transmitter
CPU interrupt requests. Setting the SCTIE bit in SCC3 enables SCTE
CPU interrupt requests. Reset clears the SCTIE bit.
1 = SCTE enabled to generate CPU interrupt
0 = SCTE not enabled to generate CPU interrupt
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
TCIE — Transmission complete interrupt enable bit
This read/write bit enables the TC bit to generate SCI transmitter CPU
interrupt requests. Reset clears the TCIE bit.
1 = TC enabled to generate CPU interrupt requests
0 = TC not enabled to generate CPU interrupt requests
SCRIE — SCI receive interrupt enable bit
This read/write bit enables the SCRF bit to generate SCI receiver
CPU interrupt requests. Setting the SCRIE bit in SCC3 enables the
SCRF bit to generate CPU interrupt requests. Reset clears the SCRIE
bit.
1 = SCRF enabled to generate CPU interrupt
0 = SCRF not enabled to generate CPU interrupt
ILIE — Idle line interrupt enable bit
This read/write bit enables the IDLE bit to generate SCI receiver CPU
interrupt requests. Reset clears the ILIE bit.
1 = IDLE enabled to generate CPU interrupt requests
0 = IDLE not enabled to generate CPU interrupt requests
TE — Transmitter enable bit
Setting this read/write bit begins the transmission by sending a
preamble of 10 or 11 logic 1s from the transmit shift register to the
PTF5/TxD pin. If software clears the TE bit, the transmitter completes
any transmission in progress before the PTF5/TxD returns to the idle
condition (logic 1). Clearing and then setting TE during a transmission
queues an idle character to be sent after the character currently being
transmitted. Reset clears the TE bit.
1 = Transmitter enabled
0 = Transmitter disabled
NOTE: Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is
clear. ENSCI is in SCI control register 1.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
RE — Receiver enable bit
Setting this read/write bit enables the receiver. Clearing the RE bit
disables the receiver but does not affect receiver interrupt flag bits.
Reset clears the RE bit.
1 = Receiver enabled
0 = Receiver disabled
NOTE: Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is
clear. ENSCI is in SCI control register 1.
RWU — Receiver wakeup bit
This read/write bit puts the receiver in a standby state during which
receiver interrupts are disabled. The WAKE bit in SCC1 determines
whether an idle input or an address mark brings the receiver out of the
standby state and clears the RWU bit. Reset clears the RWU bit.
1 = Standby state
0 = Normal operation
SBK — Send break bit
Setting and then clearing this read/write bit transmits a break
character followed by a logic 1. The logic 1 after the break character
guarantees recognition of a valid start bit. If SBK remains set, the
transmitter continuously transmits break characters with no logic 1s
between them. Reset clears the SBK bit.
1 = Transmit break characters
0 = No break characters being transmitted
NOTE: Do not toggle the SBK bit immediately after setting the SCTE bit.
Toggling SBK too early causes the SCI to send a break character
instead of a preamble.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.8.3 SCI Control Re g iste r 3
SCI control register 3:
• Stores the ninth SCI data bit received and the ninth SCI data bit to
be transmitted
• Enables SCI receiver full (SCRF)
• Enables SCI transmitter empty (SCTE)
• Enables the following interrupts:
– Receiver overrun interrupts
– Noise error interrupts
– Framing error interrupts
– Parity error interrupts
Address: $003A
Bit 7
R8
R
6
5
0
4
0
3
ORIE
0
2
NEIE
0
1
FEIE
0
Bit 0
PEIE
0
Read:
Write:
Reset:
T8
R
0
R
0
U
U
R
= Reserved
U = Unaffected
Figure 14-9. SCI Control Register 3 (SCC3)
R8 — Received bit 8
When the SCI is receiving 9-bit characters, R8 is the read-only ninth
bit (bit 8) of the received character. R8 is received at the same time
that the SCDR receives the other 8 bits.
When the SCI is receiving 8-bit characters, R8 is a copy of the eighth
bit (bit 7). Reset has no effect on the R8 bit.
T8 — Transmitted bit 8
When the SCI is transmitting 9-bit characters, T8 is the read/write
ninth bit (bit 8) of the transmitted character. T8 is loaded into the
transmit shift register at the same time that the SCDR is loaded into
the transmit shift register. Reset has no effect on the T8 bit.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
ORIE — Receiver overrun interrupt enable bit
This read/write bit enables SCI error CPU interrupt requests
generated by the receiver overrun bit, OR.
1 = SCI error CPU interrupt requests from OR bit enabled
0 = SCI error CPU interrupt requests from OR bit disabled
NEIE — Receiver noise error interrupt enable bit
This read/write bit enables SCI error CPU interrupt requests
generated by the noise error bit, NE. Reset clears NEIE.
1 = SCI error CPU interrupt requests from NE bit enabled
0 = SCI error CPU interrupt requests from NE bit disabled
FEIE — Receiver framing error interrupt enable bit
This read/write bit enables SCI error CPU interrupt requests
generated by the framing error bit, FE. Reset clears FEIE.
1 = SCI error CPU interrupt requests from FE bit enabled
0 = SCI error CPU interrupt requests from FE bit disabled
PEIE — Receiver parity error interrupt enable bit
This read/write bit enables SCI receiver CPU interrupt requests
generated by the parity error bit, PE. (See 14.8.4 SCI Status
Register 1.) Reset clears PEIE.
1 = SCI error CPU interrupt requests from PE bit enabled
0 = SCI error CPU interrupt requests from PE bit disabled
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.8.4 SCI Sta tus Re g iste r 1
SCI status register 1 contains flags to signal these conditions:
• Transfer of SCDR data to transmit shift register complete
• Transmission complete
• Transfer of receive shift register data to SCDR complete
• Receiver input idle
• Receiver overrun
• Noisy data
• Framing error
• Parity error
Address: $003B
Bit 7
6
5
SCRF
R
4
IDLE
R
3
OR
R
2
NF
R
1
FE
R
Bit 0
PE
R
Read: SCTE
TC
Write:
Reset:
R
1
R
1
0
0
0
0
0
0
R
= Reserved
Figure 14-10. SCI Control Register 3 (SCC3)
SCTE — SCI transmitter empty bit
This clearable, read-only bit is set when the SCDR transfers a
character to the transmit shift register. SCTE can generate an SCI
transmitter CPU interrupt request. When the SCTIE bit in SCC2 is set,
SCTE generates an SCI transmitter CPU interrupt request. In normal
operation, clear the SCTE bit by reading SCS1 with SCTE set and
then writing to SCDR. Reset sets the SCTE bit.
1 = SCDR data transferred to transmit shift register
0 = SCDR data not transferred to transmit shift register
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
TC — Transmission complete bit
This read-only bit is set when the SCTE bit is set, and no data,
preamble, or break character is being transmitted. TC generates an
SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also
set. TC is cleared automatically when data, preamble, or break is
queued and ready to be sent. There may be up to 1.5 transmitter
clocks of latency between queueing data, preamble, and break and
the transmission actually starting. Reset sets the TC bit.
1 = No transmission in progress
0 = Transmission in progress
SCRF — SCI receiver full bit
This clearable, read-only bit is set when the data in the receive shift
register transfers to the SCI data register. SCRF can generate an SCI
receiver CPU interrupt request. When the SCRIE bit in SCC2 is set,
SCRF generates a CPU interrupt request. In normal operation, clear
the SCRF bit by reading SCS1 with SCRF set and then reading the
SCDR. Reset clears SCRF.
1 = Received data available in SCDR
0 = Data not available in SCDR
IDLE — Receiver idle bit
This clearable, read-only bit is set when 10 or 11 consecutive logic 1s
appear on the receiver input. IDLE generates an SCI error CPU
interrupt request if the ILIE bit in SCC2 is also set. Clear the IDLE bit
by reading SCS1 with IDLE set and then reading the SCDR. After the
receiver is enabled, it must receive a valid character that sets the
SCRF bit before an idle condition can set the IDLE bit. Also, after the
IDLE bit has been cleared, a valid character must again set the SCRF
bit before an idle condition can set the IDLE bit. Reset clears the IDLE
bit.
1 = Receiver input idle
0 = Receiver input active or idle since the IDLE bit was cleared
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
OR — Receiver overrun bit
This clearable, read-only bit is set when software fails to read the
SCDR before the receive shift register receives the next character.
The OR bit generates an SCI error CPU interrupt request if the ORIE
bit in SCC3 is also set. The data in the shift register is lost, but the data
already in the SCDR is not affected. Clear the OR bit by reading SCS1
with OR set and then reading the SCDR. Reset clears the OR bit.
1 = Receive shift register full and SCRF = 1
0 = No receiver overrun
Software latency may allow an overrun to occur between reads of
SCS1 and SCDR in the flag-clearing sequence. Figure 14-11 shows
the normal flag-clearing sequence and an example of an overrun
caused by a delayed flag-clearing sequence. The delayed read of
SCDR does not clear the OR bit because OR was not set when SCS1
was read. Byte 2 caused the overrun and is lost. The next flag-
clearing sequence reads byte 3 in the SCDR instead of byte 2.
In applications that are subject to software latency or in which it is
important to know which byte is lost due to an overrun, the flag-
clearing routine can check the OR bit in a second read of SCS1 after
reading the data register.
NF — Receiver noise flag bit
This clearable, read-only bit is set when the SCI detects noise on the
PTF4/RxD pin. NF generates an NF CPU interrupt request if the NEIE
bit in SCC3 is also set. Clear the NF bit by reading SCS1 and then
reading the SCDR. Reset clears the NF bit.
1 = Noise detected
0 = No noise detected
FE — Receiver framing error bit
This clearable, read-only bit is set when a logic 0 is accepted as the
stop bit. FE generates an SCI error CPU interrupt request if the FEIE
bit in SCC3 also is set. Clear the FE bit by reading SCS1 with FE set
and then reading the SCDR. Reset clears the FE bit.
1 = Framing error detected
0 = No framing error detected
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
PE — Receiver parity error bit
This clearable, read-only bit is set when the SCI detects a parity error
in incoming data. PE generates a PE CPU interrupt request if the
PEIE bit in SCC3 is also set. Clear the PE bit by reading SCS1 with
PE set and then reading the SCDR. Reset clears the PE bit.
1 = Parity error detected
0 = No parity error detected
NORMAL FLAG CLEARING SEQUENCE
BYTE 1
BYTE 2
BYTE 3
BYTE 4
READ SCS1
SCRF = 1
OR = 0
READ SCS1
SCRF = 1
OR = 0
READ SCS1
SCRF = 1
OR = 0
READ SCDR
BYTE 1
READ SCDR
BYTE 2
READ SCDR
BYTE 3
DELAYED FLAG CLEARING SEQUENCE
BYTE 1
BYTE 2
BYTE 3
BYTE 4
READ SCS1
SCRF = 1
OR = 0
READ SCS1
SCRF = 1
OR = 1
READ SCDR
BYTE 1
READ SCDR
BYTE 3
Figure 14-11. Flag Clearing Sequence
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
14.8.5 SCI Sta tus Re g iste r 2
SCI status register 2 contains flags to signal these conditions:
• Break character detected
• Incoming data
Address: $003C
Bit 7
0
6
5
0
4
0
3
0
2
0
1
BKF
R
Bit 0
RPF
R
Read:
Write:
Reset:
0
R
R
R
0
R
0
R
0
R
0
0
0
0
0
R
= Reserved
Figure 14-12. SCI Status REgister 2 (SCS2)
BKF — Break flag bit
This clearable, read-only bit is set when the SCI detects a break
character on the PTF4/RxD pin. In SCS1, the FE and SCRF bits are
also set. In 9-bit character transmissions, the R8 bit in SCC3 is
cleared. BKF does not generate a CPU interrupt request. Clear BKF
by reading SCS2 with BKF set and then reading the SCDR. Once
cleared, BKF can become set again only after logic 1s again appear
on the PTF4/RxD pin followed by another break character. Reset
clears the BKF bit.
1 = Break character detected
0 = No break character detected
RPF —Reception in progress flag bit
This read-only bit is set when the receiver detects a logic 0 during the
RT1 time period of the start bit search. RPF does not generate an
interrupt request. RPF is reset after the receiver detects false start
bits (usually from noise or a baud rate mismatch, or when the receiver
detects an idle character. Polling RPF before disabling the SCI
module or entering stop mode can show whether a reception is in
progress.
1 = Reception in progress
0 = No reception in progress
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
14.8.6 SCI Da ta Re g iste r
The SCI data register is the buffer between the internal data bus and the
receive and transmit shift registers. Reset has no effect on data in the
SCI data register.
Address: $003D
Bit 7
R7
6
5
4
3
2
1
Bit 0
R0
Read:
Write:
Reset:
R6
T6
R5
T5
R4
T4
R3
T3
R2
T2
R1
T1
T7
T0
Unaffected by reset
Figure 14-13. SCI Data Register (SCDR)
R7/T7:R0/T0 — Receive/transmit data bits
Reading address $003D accesses the read-only received data bits,
R7:R0. Writing to address $003D writes the data to be transmitted,
T7:T0. Reset has no effect on the SCI data register.
14.8.7 SCI Ba ud Ra te Re g iste r
The baud rate register selects the baud rate for both the receiver and the
transmitter.
Address: $003E
Bit 7
0
6
5
SCP1
0
4
SCP0
0
3
0
2
SCR2
0
1
SCR1
0
Bit 0
SCR0
0
Read:
Write:
Reset:
0
R
R
R
0
0
0
R
= Reserved
Figure 14-14. SCI Baud Rate Register (SCBR)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
SCP1 and SCP0 — SCI baud rate prescaler bits
These read/write bits select the baud rate prescaler divisor as shown
in Table 14-5. Reset clears SCP1 and SCP0.
Table 14-5. SCI Baud Rate Prescaling
SCP1:SCP0
Prescaler divisor (PD)
00
01
10
11
1
3
4
13
SCR2–SCR0 — SCI baud rate select bits
These read/write bits select the SCI baud rate divisor as shown in
Table 14-6. Reset clears SCR2–SCR0.
Table 14-6. SCI Baud Rate Selection
SCR2:SCR1:SCR0
Baud rate divisor (BD)
000
001
010
011
100
101
110
111
1
2
4
8
16
32
64
128
Use these formula to calculate the SCI baud rate:
IT12
Baud rate = ------------------------------------
64 × PD × BD
where:
IT12 = clock source
PD = prescaler divisor
BD = baud rate divisor
Table 14-7 shows the SCI baud rates that can be generated with a
4.9152-MHz crystal.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Serial Communications Interface Module (SCI)
I/O Registers
Table 14-7. SCI Baud Rate Selection Examples
Baud rate
= 4.9152 MHz)
Prescaler divisor
Baud rate
divisor (BD)
SCP1:SCP0
SCR2:SCR1:SCR0
(f
(PD)
Bus
00
00
00
00
00
00
00
00
01
01
01
01
01
01
01
01
10
10
10
10
10
10
10
10
11
11
11
11
11
11
11
11
1
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
1
2
153,600
76,800
38,400
19,200
9600
4800
2400
1200
51,200
25,600
12,800
6400
3200
1600
800
1
1
4
1
8
1
16
32
64
128
1
1
1
1
3
3
2
3
4
3
8
3
16
32
64
128
1
3
3
3
400
4
38,400
19,200
9600
4800
2400
1200
600
4
2
4
4
4
8
4
16
32
64
128
1
4
4
4
300
13
13
13
13
13
13
13
13
11,816
5908
2954
1478
738
2
4
8
16
32
64
128
370
184
92
MC68HC908MR24 — Rev. 1.0
General Release Specification
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Se ria l Com munic a tions Inte rfa c e Mod ule (SCI)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Serial Communications Interface Module (SCI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 15. Inp ut/ Outp ut (I/ O) Ports
15.1 Conte nts
15.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .330
15.3 Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332
15.3.1
15.3.2
Port A Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332
Data Direction Register A . . . . . . . . . . . . . . . . . . . . . . . . .333
15.4 Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335
15.4.1
15.4.2
Port B Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335
Data Direction Register B . . . . . . . . . . . . . . . . . . . . . . . . .336
15.5 Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338
15.5.1
15.5.2
Port C Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338
Data Direction Register C . . . . . . . . . . . . . . . . . . . . . . . . .339
15.6 Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .341
15.7 Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342
15.7.1
15.7.2
Port E Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342
Data Direction Register E . . . . . . . . . . . . . . . . . . . . . . . . .343
15.8 Port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345
15.8.1
15.8.2
Port F Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345
Data Direction Register F . . . . . . . . . . . . . . . . . . . . . . . . .346
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
15.2 Introd uc tion
Thirty-seven bidirectional input-output (I/O) pins and seven input pins
form eight parallel ports. All I/O pins are programmable as inputs or
outputs.
NOTE: Connect any unused I/O pins to an appropriate logic level, either V or
DD
V . Although the I/O ports do not require termination for proper
SS
operation, termination reduces excess current consumption and the
possibility of electrostatic damage.
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
Read:
Write:
Reset:
PTA7
PTA6
PTA5
PTA4
PTA3
PTA2
PTA1
PTA0
Port A Data Register
$0000
(PTA)
Unaffected by reset
PTB4 PTB3
Unaffected by reset
PTC4 PTC3
Unaffected by reset
PTB7
PTB6
PTC6
PTB5
PTC5
PTB2
PTC2
PTB1
PTC1
PTB0
PTC0
Port B Data Register
(PTB)
$0001
$0002
$0003
$0004
$0005
0
Port C Data Register
(PTC)
R
0
PTD6
R
PTD5
R
PTD4
R
PTD3
R
PTD2
R
PTD1
R
PTD0
R
Port D Data Register
(PTD)
R
Unaffected by reset
DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0
Data Direction Register A
(DDRA)
0
0
0
0
0
0
0
0
DDRB7 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0
Data Direction Register B
(DDRB)
0
0
0
0
0
0
0
0
= Unimplemented
R
= Reserved
Figure 15-1. I/O Port Register Summary
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Introduction
Addr.
Register Name
Bit 7
0
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0
Data Direction Register C
(DDRC)
$0006
R
0
0
0
0
0
0
0
0
Read:
Write:
Reset:
0
R
0
0
R
0
0
R
0
0
R
0
0
R
0
0
R
0
0
R
0
0
R
0
Data Direction RegisterD
(DDRD)
$0007
Read:
Write:
Reset:
Read:
Write:
Reset:
PTE7
PTE6
PTE5
PTF5
PTE4
PTE3
PTE2
PTF2
PTE1
PTF1
PTE0
PTF0
Port E Data Register
(PTE)
$0008
$0009
Unaffected by reset
PTF4 PTF3
Unaffected by reset
0
0
Port F Data Register
(PTF)
R
R
$000A
$000B
Unimplemented
Unimplemented
Read:
Write:
Reset:
Read:
Write:
Reset:
DDRE7 DDRE6 DDRE5 DDRE4 DDRE3 DDRE2 DDRE1 DDRE0
Data Direction Register E
(DDRE)
$000C
$000D
0
0
0
0
0
0
0
0
0
0
DDRF5 DDRF4 DDRF3 DDRF2 DDRF1 DDRF0
Data Direction Register F
(DDRF)
R
R
0
0
0
0
0
0
= Unimplemented
R
= Reserved
Figure 15-1. I/O Port Register Summary (Continued)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
15.3 Port A
Port A is an 8-bit, general-purpose, bidirectional I/O port.
15.3.1 Port A Da ta Re g iste r
The port A data register contains a data latch for each of the eight port
A pins.
Address: $0000
Bit 7
6
5
4
3
2
1
Bit 0
Read:
PTA7
Write:
PTA6
PTA5
PTA4
PTA3
PTA2
PTA1
PTA0
Reset:
Unaffected by reset
Figure 15-2. Port A Data Register (PTA)
PTA[7:0] — Port A data bits
These read/write bits are software programmable. Data direction of
each port A pin is under the control of the corresponding bit in data
direction register A. Reset has no effect on port A data.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port A
15.3.2 Da ta Dire c tion Re g iste r A
Data direction register A determines whether each port A pin is an input
or an output. Writing a logic 1 to a DDRA bit enables the output buffer for
the corresponding port A pin; a logic 0 disables the output buffer.
Address: $0004
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0
0
0
0
0
0
0
0
0
Figure 15-3. Data Direction Register A (DDRA)
DDRA[7:0] — Data direction register A bits
These read/write bits control port A data direction. Reset clears
DDRA[7:0], configuring all port A pins as inputs.
1 = Corresponding port A pin configured as output
0 = Corresponding port A pin configured as input
NOTE: Avoid glitches on port A pins by writing to the port A data register before
changing data direction register A bits from 0 to 1.
Figure 15-4 shows the port A I/O logic.
READ DDRA ($0004)
WRITE DDRA ($0004)
DDRAx
RESET
WRITE PTA ($0000)
PTAx
PTAx
READ PTA ($0000)
Figure 15-4. Port A I/O Circuit
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
When bit DDRAx is a logic 1, reading address $0000 reads the PTAx
data latch. When bit DDRAx is a logic 0, reading address $0000 reads
the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 15-1 summarizes
the operation of the port A pins.
Table 15-1. Port A Pin Functions
Accesses
Accesses to PTA
DDRA
bit
I/O pin
mode
to DDRA
Read/Write
DDRA[7:0]
DDRA[7:0]
PTA Bit
Read
Pin
Write
(1)
(2)
(3)
0
1
X
Input, Hi-Z
Output
PTA[7:0]
X
PTA[7:0]
PTA[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port B
15.4 Port B
Port B is an 8-bit general-purpose bidirectional I/O port that shares its
pins with the analog-to-digital convertor (ADC) module.
15.4.1 Port B Da ta Re g iste r
The port B data register contains a data latch for each of the eight port
B pins.
Address: $0001
Bit 7
6
5
4
3
2
1
Bit 0
Read:
PTB7
Write:
PTB6
PTB5
PTB4
PTB3
PTB2
PTB1
PTB0
Reset:
Unaffected by reset
Figure 15-5. Port B Data Register (PTB)
PTB[7:0] — Port B data bits
These read/write bits are software-programmable. Data direction of
each port B pin is under the control of the corresponding bit in data
direction register B. Reset has no effect on port B data.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
15.4.2 Da ta Dire c tion Re g iste r B
Data direction register B determines whether each port B pin is an input
or an output. Writing a logic 1 to a DDRB bit enables the output buffer for
the corresponding port B pin; a logic 0 disables the output buffer.
Address: $0005
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
DDRB7 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0
0
0
0
0
0
0
0
0
Figure 15-6. Data Direction Register B (DDRB)
DDRB[7:0] — Data direction register B bits
These read/write bits control port B data direction. Reset clears
DDRB[7:0], configuring all port B pins as inputs.
1 = Corresponding port B pin configured as output
0 = Corresponding port B pin configured as input
NOTE: Avoid glitches on port B pins by writing to the port B data register before
changing data direction register B bits from 0 to 1.
Figure 15-7 shows the port B I/O logic.
READ DDRB ($0005)
WRITE DDRB ($0005)
DDRBx
RESET
WRITE PTB ($0001)
PTBx
PTBx
READ PTB ($0001)
Figure 15-7. Port B I/O Circuit
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port B
When bit DDRBx is a logic 1, reading address $0001 reads the PTBx
data latch. When bit DDRBx is a logic 0, reading address $0001 reads
the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 15-2 summarizes
the operation of the port B pins.
Table 15-2. Port B Pin Functions
Accesses
Accesses to PTB
DDRB
bit
to DDRB
Read/Write
DDRB[7:0]
DDRB[7:0]
PTB bit
I/O pin mode
Read
Pin
Write
(1)
(2)
(3)
0
1
X
Input, Hi-Z
PTB[7:0]
X
Output
PTB[7:0]
PTB[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
15.5 Port C
Port C is a 7-bit general-purpose bidirectional I/O port that shares two of
its pins with the analog-to-digital convertor module (ADC).
15.5.1 Port C Da ta Re g iste r
The port C data register contains a data latch for each of the seven port
C pins.
Address: $0002
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
0
PTC6
PTC5
PTC4
PTC3
PTC2
PTC1
PTC0
R
Unaffected by reset
R
= Reserved
Figure 15-8. Port C Data Register (PTC)
PTC[6:0] — Port C data bits
These read/write bits are software-programmable. Data direction of
each port C pin is under the control of the corresponding bit in data
direction register C. Reset has no effect on port C data.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port C
15.5.2 Da ta Dire c tion Re g iste r C
Data direction register C determines whether each port C pin is an input
or an output. Writing a logic 1 to a DDRC bit enables the output buffer
for the corresponding port C pin; a logic 0 disables the output buffer.
Address: $0006
Bit 7
0
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0
R
0
0
0
0
0
0
0
0
R
= Reserved
Figure 15-9. Data Direction Register C (DDRC)
DDRC[6:0] — Data direction register C bits
These read/write bits control port C data direction. Reset clears
DDRC[6:0], configuring all port C pins as inputs.
1 = Corresponding port C pin configured as output
0 = Corresponding port C pin configured as input
NOTE: Avoid glitches on port C pins by writing to the port C data register before
changing data direction register C bits from 0 to 1.
Figure 15-10 shows the port C I/O logic.
READ DDRC ($0006)
WRITE DDRC ($0006)
DDRCx
RESET
WRITE PTC ($0002)
PTCx
PTCx
READ PTC ($0002)
Figure 15-10. Port C I/O Circuit
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
When bit DDRCx is a logic 1, reading address $0002 reads the PTCx
data latch. When bit DDRCx is a logic 0, reading address $0002 reads
the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 15-3 summarizes
the operation of the port C pins.
Table 15-3. Port C Pin Functions
Accesses
Accesses to PTC
DDRC
bit
to DDRC
Read/Write
DDRC[6:0]
DDRC[6:0]
PTC bit
I/O pin mode
Read
Pin
Write
(1)
(2)
(3)
0
1
X
Input, Hi-Z
PTC[6:0]
X
Output
PTC[6:0]
PTC[6:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port D
15.6 Port D
Port D is a 7-bit, input-only port that shares its pins with the pulse width
modulator for motor control module (PMC).
The port D data register contains a data latch for each of the seven port
pins.
Address: $0003
Bit 7
0
6
PTD6
R
5
PTD5
R
4
PTD4
R
3
PTD3
R
2
PTD2
R
1
PTD1
R
Bit 0
PTD0
R
Read:
Write:
Reset:
R
Unaffected by reset
R
= Reserved
Figure 15-11. Port D Data Register (PTD)
PTD[6:0] — Port D data bits
These read/write bits are software programmable. Reset has no
effect on port D data.
Figure 15-12 shows the port D input logic.
READ PTD ($0003)
PTDx
Figure 15-12. Port D Input Circuit
Reading address $0003 reads the voltage level on the pin. Table 15-4
summarizes the operation of the port D pins.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
Table 15-4. Port D Pin Functions
Accesses to PTD
PTD bit
Pin mode
Read
Write
(1)
(2)
(3)
X
Input, Hi-Z
Pin
PTD[6:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
15.7 Port E
Port E is an 8-bit, special function port that shares five of its pins with the
timer interface module (TIM) and two of its pins with the serial
communications interface module (SCI).
15.7.1 Port E Da ta Re g iste r
The port E data register contains a data latch for each of the eight port
E pins.
Address: $0008
Bit 7
6
5
4
3
2
1
Bit 0
Read:
PTE7
Write:
PTE6
PTE5
PTE4
PTE3
PTE2
PTE1
PTE0
Reset:
Unaffected by reset
Figure 15-13. Data Direction Register B (DDRB)
PTE[7:0] — Port E data bits
PTE[7:0] are read/write, software-programmable bits. Data direction
of each port E pin is under the control of the corresponding bit in data
direction register E.
NOTE: Data direction register E (DDRE) does not affect the data direction of
port E pins that are being used by the TIMA or TIMB. However, the
DDRE bits always determine whether reading port E returns the states
of the latches or the states of the pins.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port E
15.7.2 Da ta Dire c tion Re g iste r E
Data direction register E determines whether each port E pin is an input
or an output. Writing a logic 1 to a DDRE bit enables the output buffer for
the corresponding port E pin; a logic 0 disables the output buffer.
Address: $000C
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
DDRE7 DDRE6 DDRE5 DDRE4 DDRE3 DDRE2 DDRE1 DDRE0
0
0
0
0
0
0
0
0
Figure 15-14. Data Direction Register 3 (DDRE)
DDRE[7:0] — Data direction register E bits
These read/write bits control port E data direction. Reset clears
DDRE[7:0], configuring all port E pins as inputs.
1 = Corresponding port E pin configured as output
0 = Corresponding port E pin configured as input
NOTE: Avoid glitches on port E pins by writing to the port E data register before
changing data direction register E bits from 0 to 1.
Figure 15-15 shows the port E I/O logic.
READ DDRE ($000C)
WRITE DDRE ($000C)
DDREx
RESET
WRITE PTE ($0008)
PTEx
PTEx
READ PTE ($0008)
Figure 15-15. Port E I/O Circuit
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
When bit DDREx is a logic 1, reading address $0008 reads the PTEx
data latch. When bit DDREx is a logic 0, reading address $0008 reads
the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 15-5 summarizes
the operation of the port E pins.
Table 15-5. Port E Pin Functions
Accesses
Accesses to PTE
DDRE
bit
PTE
bit
to DDRE
Read/Write
DDRE[7:0]
DDRE[7:0]
I/O pin mode
Read
Pin
Write
(1)
(2)
(3)
0
1
X
Input, Hi-Z
PTE[7:0]
X
Output
PTE[7:0]
PTE[7:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port F
15.8 Port F
Port F is a 6-bit special function port that shares four of its pins with the
serial peripheral interface module (SPI) and two pins with the serial
communications interface (SCI).
15.8.1 Port F Da ta Re g iste r
The port F data register contains a data latch for each of the six port F
pins.
Address: $0009
Bit 7
6
0
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
0
PTF5
PTF4
PTF3
PTF2
PTF1
PTF0
R
R
Unaffected by reset
R
= Reserved
Figure 15-16. Port F Data Register (PTF)
PTF[5:0] — Port F data bits
These read/write bits are software programmable. Data direction of
each port F pin is under the control of the corresponding bit in data
direction register F. Reset has no effect on PTF[5:0].
NOTE: Data direction register F (DDRF) does not affect the data direction of port
F pins that are being used by the SPI or SCI module. However, the
DDRF bits always determine whether reading port F returns the states
of the latches or the states of the pins.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
15.8.2 Da ta Dire c tion Re g iste r F
Data direction register F determines whether each port F pin is an input
or an output. Writing a logic 1 to a DDRF bit enables the output buffer for
the corresponding port F pin; a logic 0 disables the output buffer.
Address: $000D
Bit 7
0
6
0
5
DDRF5
0
4
DDRF4
0
3
DDRF3
0
2
DDRF2
0
1
DDRF1
0
Bit 0
DDRF0
0
Read:
Write:
Read:
R
R
R
= Reserved
Figure 15-17. Data Direction Register F (DDRF)
DDRF[5:0] — Data direction register F bits
These read/write bits control port F data direction. Reset clears
DDRF[5:0], configuring all port F pins as inputs.
1 = Corresponding port F pin configured as output
0 = Corresponding port F pin configured as input
NOTE: Avoid glitches on port F pins by writing to the port F data register before
changing data direction register F bits from 0 to 1.
Figure 15-18 shows the port F I/O logic.
READ DDRF ($000D)
WRITE DDRF ($000D)
DDRFx
RESET
WRITE PTF ($0009)
PTFx
PTFx
READ PTF ($0009)
Figure 15-18. Port F I/O Circuit
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port F
When bit DDRFx is a logic 1, reading address $0009 reads the PTFx
data latch. When bit DDRFx is a logic 0, reading address $0009 reads
the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit. Table 15-6 summarizes
the operation of the port F pins.
Table 15-6. Port F Pin Functions
Accesses
Accesses to PTF
DDRF
bit
PTF
bit
to DDRF
Read/Write
DDRF[6:0]
DDRF[6:0]
I/O pin mode
Read
Pin
Write
(1)
(2)
(3)
0
1
X
Input, Hi-Z
PTF[6:0]
X
Output
PTF[6:0]
PTF[6:0]
1. X = don’t care
2. Hi-Z = high impedance
3. Writing affects data register, but does not affect input.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Inp ut/ Outp ut (I/ O) Ports
General Release Specification
MC68HC908MR24 — Rev. 1.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 16. Com p ute r Op e ra ting Prop e rly (COP)
16.1 Conte nts
16.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .349
16.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .350
16.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
16.4.1
16.4.2
16.4.3
16.4.4
16.4.5
16.4.6
CGMXCLK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351
Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
COPD (COP Disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
16.5 COP Control Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
16.6 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352
16.7 Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353
16.8 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353
16.9 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . .353
16.2 Introd uc tion
This section describes the computer operating properly module (COP,
version B), a free-running counter that generates a reset if allowed to
overflow. The COP module helps software recover from runaway code.
Prevent a COP reset by periodically clearing the COP counter.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Computer Operating Properly (COP)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Com p ute r Op e ra ting Prop e rly (COP)
16.3 Func tiona l De sc rip tion
Figure 16-1 shows the structure of the COP module.
SIM
13-BIT SIM COUNTER
SIM RESET CIRCUIT
CGMXCLK
SIM RESET STATUS REGISTER
INTERNAL RESET SOURCES(1)
RESET VECTOR FETCH
COPCTL WRITE
COP MODULE
6-BIT COP COUNTER
COPD (FROM MOR)
RESET
CLEAR
COP COUNTER
COPCTL WRITE
NOTE 1. See 7.4.2 Active Resets from Internal Sources.
Figure 16-1. COP Block Diagram
Addr.
Register Name
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Low byte of reset vector
Clear COP counter
Unaffected by reset
COP Control Register
(COPCTL)
$FFFF
Figure 16-2. COP I/O Register Summary
General Release Specification
MC68HC908MR24 — Rev. 1.0
Computer Operating Properly (COP)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Computer Operating Properly (COP)
I/O Signals
The COP counter is a free-running, 6-bit counter preceded by the 13-bit
system integration module (SIM) counter. If not cleared by software, the
COP counter overflows and generates an asynchronous reset after
18
4
2 – 2 CGMXCLK cycles. With a 4.9152-MHz crystal, the COP timeout
period is 53.3 ms. Writing any value to location $FFFF before overflow
occurs clears the COP counter and prevents reset.
A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the
COP bit in the SIM reset status register (SRSR) (see 7.7.3 SIM Reset
Status Register).
NOTE: Place COP clearing instructions in the main program and not in an
interrupt subroutine. Such an interrupt subroutine could keep the COP
from generating a reset even while the main program is not working
properly.
16.4 I/ O Sig na ls
The following paragraphs describe the signals shown in Figure 16-1.
16.4.1 CGMXCLK
CGMXCLK is the crystal oscillator output signal. CGMXCLK frequency
is equal to the crystal frequency.
16.4.2 COPCTL Write
Writing any value to the COP control register (COPCTL) (see 16.5 COP
Control Register) clears the COP counter and clears bits 12 through 4
of the SIM counter. Reading the COP control register returns the reset
vector.
16.4.3 Powe r-On Re se t
The power-on reset (POR) circuit in the SIM clears the SIM counter 4096
CGMXCLK cycles after power-up.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Computer Operating Properly (COP)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Com p ute r Op e ra ting Prop e rly (COP)
16.4.4 Inte rna l Re se t
An internal reset clears the SIM counter and the COP counter.
16.4.5 Re se t Ve c tor Fe tc h
A reset vector fetch occurs when the vector address appears on the data
bus. A reset vector fetch clears the SIM counter.
16.4.6 COPD (COP Disa b le )
The COPD signal reflects the state of the COP disable bit (COPD) in the
configuration register (CONFIG). (See Section 5. Mask Option
Register (MOR).)
16.5 COP Control Re g iste r
The COP control register is located at address $FFFF and overlaps the
reset vector. Writing any value to $FFFF clears the COP counter and
starts a new timeout period. Reading location $FFFF returns the low
byte of the reset vector.
Address: $FFFF
Bit 7
6
5
4
3
2
1
Bit 0
Read:
Write:
Reset:
Low byte of reset vector
Clear COP counter
Unaffected by reset
Figure 16-3. COP Control Register (COPCTL)
16.6 Inte rrup ts
The COP does not generate CPU interrupt requests.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Computer Operating Properly (COP)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Computer Operating Properly (COP)
Monitor Mode
16.7 Monitor Mod e
16.8 Wa it Mod e
The COP is disabled in monitor mode when V + V is present on the
DD
HI
IRQ1/V pin or on the RST pin.
PP
The WAIT instruction puts the MCU in low power-consumption standby
mode.
The COP continues to operate during wait mode.
16.9 COP Mod ule During Bre a k Mod e
The COP is disabled during a break interrupt when V + V is present
DD
HI
on the RST pin.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Computer Operating Properly (COP)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Com p ute r Op e ra ting Prop e rly (COP)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Computer Operating Properly (COP)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 17. Exte rna l Inte rrup t (IRQ)
17.1 Conte nts
17.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355
17.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355
17.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .356
17.5 IRQ1/VPP Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .359
17.6 IRQ Module During Break Mode. . . . . . . . . . . . . . . . . . . . . . .360
17.7 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . .361
17.2 Introd uc tion
17.3 Fe a ture s
This section describes the external interrupt module (INTIRQ1, version
A), which supports external interrupt functions.
Features of the IRQ module include:
• A dedicated external interrupt pin, IRQ1
• Hysteresis buffers
MC68HC908MR24 — Rev. 1.0
General Release Specification
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Exte rna l Inte rrup t (IRQ)
17.4 Func tiona l De sc rip tion
A logic 0 applied to any of the external interrupt pins can latch a CPU
interrupt request. Figure 17-1 shows the structure of the IRQ module.
Interrupt signals on the IRQ1 pin are latched into the IRQ1 latch. An
interrupt latch remains set until one of the following actions occurs:
• Vector fetch — A vector fetch automatically generates an interrupt
acknowledge signal that clears the latch that caused the vector
fetch.
• Software clear — Software can clear an interrupt latch by writing
to the appropriate acknowledge bit in the interrupt status and
control register (ISCR). Writing a logic 1 to the ACK1 bit clears the
IRQ1 latch.
• Reset — A reset automatically clears both interrupt latches.
ACK1
V
DD
CLR
D
Q
SYNCHRO-
NIZER
IRQ1
INTERRUPT
REQUEST
CK
IRQ1
IRQ1
LATCH
IMASK1
MODE1
TO MODE
SELECT
LOGIC
HIGH
VOLTAGE
DETECT
Figure 17-1. IRQ Module Block Diagram
Addr.
Register Name
Bit 7
0
6
5
0
4
0
3
IRQ1F
0
2
0
1
Bit 0
Read:
Write:
Reset:
0
IMASK1 MODE1
IRQ Status/Control Register
(ISCR)
$003F
R
R
R
0
R
0
ACK1
0
0
0
0
0
R
= Reserved
Figure 17-2. IRQ I/O Register Summary
General Release Specification
MC68HC908MR24 — Rev. 1.0
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
External Interrupt (IRQ)
Functional Description
The external interrupt pins are falling-edge-triggered and are software-
configurable to be both falling-edge and low-level-triggered. The
MODE1 bit in the ISCR controls the triggering sensitivity of the IRQ1 pin.
When the interrupt pin is edge-triggered only, the interrupt latch remains
set until a vector fetch, software clear, or reset occurs.
When the interrupt pin is both falling-edge and low-level-triggered, the
interrupt latch remains set until both of the following occur:
• Vector fetch, software clear, or reset
• Return of the interrupt pin to logic 1
The vector fetch or software clear can occur before or after the interrupt
pin returns to logic 1. As long as the pin is low, the interrupt request
remains pending.
When set, the IMASK1 bit in the ISCR mask all external interrupt
requests. A latched interrupt request is not presented to the interrupt
priority logic unless the IMASK bit is clear.
NOTE: The interrupt mask (I) in the condition code register (CCR) masks all
interrupt requests, including external interrupt requests.
(See Figure 17-3.)
MC68HC908MR24 — Rev. 1.0
General Release Specification
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Exte rna l Inte rrup t (IRQ)
FROM RESET
YES
I BIT SET?
NO
YES
INTERRUPT?
NO
STACK CPU REGISTERS.
SET I BIT
LOAD PC WITH INTERRUPT VECTOR
FETCH NEXT
INSTRUCTION
YES
YES
SWI
INSTRUCTION?
NO
RTI
UNSTACK CPU REGISTERS
EXECUTE INSTRUCTION
INSTRUCTION?
NO
Figure 17-3. IRQ Interrupt Flowchart
General Release Specification
MC68HC908MR24 — Rev. 1.0
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
External Interrupt (IRQ)
IRQ1 Pin
17.5 IRQ1 Pin
A logic 0 on the IRQ1 pin can latch an interrupt request into the IRQ1
latch. A vector fetch, software clear, or reset clears the IRQ1 latch.
If the MODE1 bit is set, the IRQ1 pin is both falling-edge-sensitive and
low-level-sensitive. With MODE1 set, both of these actions must occur
to clear the IRQ1 latch:
• Vector fetch, software clear, or reset — A vector fetch generates
an interrupt acknowledge signal to clear the latch. Software can
generate the interrupt acknowledge signal by writing a logic 1 to
the ACK1 bit in the interrupt status and control register (ISCR).
The ACK1 bit is useful in applications that poll the IRQ1 pin and
require software to clear the IRQ1 latch. Writing to the ACK1 bit
can also prevent spurious interrupts due to noise. Setting ACK1
does not affect subsequent transitions on the IRQ1 pin. A falling
edge that occurs after writing to the ACK1 bit latches another
interrupt request. If the IRQ1 mask bit, IMASK1, is clear, the CPU
loads the program counter with the vector address at locations
$FFFA and $FFFB.
• Return of the IRQ1 pin to logic 1 — As long as the IRQ1 pin is at
logic 0, the IRQ1 latch remains set.
The vector fetch or software clear and the return of the IRQ1 pin to logic
1 can occur in any order. The interrupt request remains pending as long
as the IRQ1 pin is at logic 0.
If the MODE1 bit is clear, the IRQ1 pin is falling-edge-sensitive only.
With MODE1 clear, a vector fetch or software clear immediately clears
the IRQ1 latch.
Use the BIH or BIL instruction to read the logic level on the IRQ1 pin.
NOTE: When using the level-sensitive interrupt trigger, avoid false interrupts by
masking interrupt requests in the interrupt routine.
MC68HC908MR24 — Rev. 1.0
General Release Specification
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Exte rna l Inte rrup t (IRQ)
17.6 IRQ Mod ule During Bre a k Mod e
The system integration module (SIM) controls whether the IRQ1
interrupt latch can be cleared during the break state. The BCFE bit in the
SIM break flag control register (SBFCR) enables software to clear the
latches during the break state. (See 7.7.4 SIM Break Flag Control
Register.)
To allow software to clear the IRQ1 latch during a break interrupt, write
a logic 1 to the BCFE bit. If a latch is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect the latches during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), writing to the ACK1 bit in the
IRQ status and control register during the break state has no effect on
the IRQ latches. (See 17.7 IRQ Status and Control Register.)
General Release Specification
MC68HC908MR24 — Rev. 1.0
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
External Interrupt (IRQ)
IRQ Status and Control Register
17.7 IRQ Sta tus a nd Control Re g iste r
The IRQ status and control register (ISCR) has these functions:
• Clears the IRQ1 interrupt latch
• Masks IRQ1 interrupt requests
• Controls triggering sensitivity of the IRQ1 interrupt pin
Address: $003F
Bit 7
6
5
0
4
0
3
IRQ1F
0
2
0
1
Bit 0
Read:
Write:
Reset:
0
0
IMASK1 MODE1
R
0
R
R
0
R
0
ACK1
0
0
0
0
R
= Reserved
Figure 17-4. IRQ Status and Control Register (ISCR)
ACK1 — IRQ1 interrupt request acknowledge bit
Writing a logic 1 to this write-only bit clears the IRQ1 latch. ACK1
always reads as logic 0. Reset clears ACK1.
IMASK1 — IRQ1 interrupt mask bit
Writing a logic 1 to this read/write bit disables IRQ1 interrupt requests.
Reset clears IMASK1.
1 = IRQ1 interrupt requests disabled
0 = IRQ1 interrupt requests enabled
MODE1 — IRQ1 edge/level select bit
This read/write bit controls the triggering sensitivity of the IRQ1 pin.
Reset clears MODE1.
1 = IRQ1 interrupt requests on falling edges and low levels
0 = IRQ1 interrupt requests on falling edges only
IRQ1F — IRQ1 flag
This read-only bit acts as a status flag, indicating an IRQ1 event
occurred.
1 = External IRQ1 event occurred
0 = External IRQ1 event did not occur
MC68HC908MR24 — Rev. 1.0
General Release Specification
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Exte rna l Inte rrup t (IRQ)
General Release Specification
MC68HC908MR24 — Rev. 1.0
External Interrupt (IRQ)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 18. Low-Volta g e Inhib it (LVI)
18.1 Conte nts
18.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363
18.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363
18.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .364
18.4.1
18.4.2
18.4.3
18.4.4
Polled LVI Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365
Forced Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . .365
False Reset Protection . . . . . . . . . . . . . . . . . . . . . . . . . . .365
LVI Trip Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365
18.5 LVI Status and Control Register . . . . . . . . . . . . . . . . . . . . . . .366
18.6 LVI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367
18.7 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367
18.2 Introd uc tion
This section describes the low-voltage inhibit module (LVI42 or LVI45,
version A), which monitors the voltage on the V pin and can force a
DD
reset when the V voltage falls to the LVI trip voltage.
DD
18.3 Fe a ture s
Features of the LVI module include:
• Programmable LVI reset
• Programmable power consumption
• Digital filtering of V pin level
DD
• Selectable LVI trip voltage
MC68HC908MR24 — Rev. 1.0
General Release Specification
Low-Voltage Inhibit (LVI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Low-Volta g e Inhib it (LVI)
18.4 Func tiona l De sc rip tion
Figure 18-1 shows the structure of the LVI module. The LVI is enabled
out of reset. The LVI module contains a bandgap reference circuit and
comparator. The LVI power bit, LVIPWR, enables the LVI to monitor V
DD
voltage. The LVI reset bit, LVIRST, enables the LVI module to generate
a reset when V falls below a voltage, V , and remains at or below
DD
LVRX
that level for nine or more consecutive CGMXCLK. V
and V
are
LVHX
LVRX
determined by the TRPSEL bit in the LVISCR (see Figure 18-2).
LVIPWR and LVIRST are in the mask option register (MOR). (See
Section 5. Mask Option Register (MOR).) Once an LVI reset occurs,
the MCU remains in reset until V rises above a voltage,
DD
V
+ V
. V must be above V
+ V
for only one CPU
LVRX
LVHX
DD
LVRX
LVHX
cycle to bring the MCU out of reset. (See 7.4.2.5 Low-Voltage Inhibit
(LVI) Reset.) The output of the comparator controls the state of the
LVIOUT flag in the LVI status register (LVISCR).
An LVI reset also drives the RST pin low to provide low-voltage
protection to external peripheral devices. (See 21.6 DC Electrical
Characteristics (V = 5.0 Vdc ± 10%).)
DD
V
DD
LVIPWR
FROM CONFIG
FROM CONFIG
CPU CLOCK
LVIRST
V
V
DD > LVITRIP = 0
DD
LVI RESET
LOW V
DD
DIGITAL FILTER
DETECTOR
VDD < LVITRIP = 1
TRPSEL
ANLGTRIP
LVIOUT
FROM LVISCR
Figure 18-1. LVI Module Block Diagram
Addr.
Register Name
Bit 7
6
0
5
TRPSEL
0
4
0
3
0
2
0
1
0
Bit 0
0
Read: LVIOUT
LVI Status and Control Register
(LVISCR)
$FE0F
Write:
Reset:
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
= Reserved
Figure 18-2. LVI I/O Register Summary
General Release Specification
MC68HC908MR24 — Rev. 1.0
Low-Voltage Inhibit (LVI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Low-Voltage Inhibit (LVI)
Functional Description
18.4.1 Polle d LVI Op e ra tion
In applications that can operate at V levels below V
, software can
LVRX
DD
monitor V by polling the LVIOUT bit. In the configuration register, the
DD
LVIPWR bit must be at logic 0 to enable the LVI module, and the LVIRST
bit must be at logic 1 to disable LVI resets. (See Section 5. Mask Option
Register (MOR).) TRPSEL in the LVISCR selects V
.
LVRX
18.4.2 Forc e d Re se t Op e ra tion
In applications that require V to remain above V
, enabling LVI
LVRX
DD
resets allows the LVI module to reset the MCU when V falls to the
DD
V
level and remains at or below that level for nine or more
LVRX
consecutive CPU cycles. In the MOR, the LVIPWR and LVIRST bits
must be at logic 0 to enable the LVI module and to enable LVI resets.
TRPSEL in the LVISCR selects V
.
LVRX
18.4.3 Fa lse Re se t Prote c tion
The V pin level is digitally filtered to reduce false resets due to power
DD
supply noise. In order for the LVI module to reset the MCU,V must
DD
remain at or below V
for nine or more consecutive CPU cycles. V
DD
LVRX
must be above V
+ V
for only one CPU cycle to bring the MCU
LVRX
LVHX
out of reset. TRPSEL in the LVISCR selects V
+ V
.
LVHX
LVRX
18.4.4 LVI Trip Se le c tion
The TRPSEL bit allows the user to chose between 5% and 10%
tolerance when monitoring the supply voltage. The 10% option is
enabled out of reset. Writing a logic 1 to TRPSEL will enable 5% option.
NOTE: The microcontroller is guaranteed to operate at a minimum supply
voltage. The trip point (V
or V
) may be lower than this.
LVR1
LVR2
See 21.6 DC Electrical Characteristics (V = 5.0 Vdc ± 10%).
DD
MC68HC908MR24 — Rev. 1.0
General Release Specification
Low-Voltage Inhibit (LVI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Low-Volta g e Inhib it (LVI)
18.5 LVI Sta tus a nd Control Re g iste r
The LVI status register flags V voltages below the V
level.
LVRX
DD
Address: $FE0F
Bit 7
6
5
TRPSEL
0
4
0
3
0
2
0
1
Bit 0
0
Read: LVIOUT
0
0
R
0
Write:
Reset:
R
0
R
R
0
R
0
R
0
R
0
0
R
= Reserved
Figure 18-3. LVI Satus and Control Register (LVISCR)
LVIOUT — LVI output bit
This read-only flag becomes set when the V voltage falls below the
DD
V
voltage for 32 to 40 CGMXCLK cycles. (See Table 18-1.)
LVRX
Reset clears the LVIOUT bit.
Table 18-1. LVIOUT Bit Indication
V
DD
LVIOUT
For number of
CGMXCLK cycles:
At level:
> V + V
LVHX
V
ANY
0
0
DD
LVRX
V
V
V
< V
< V
< V
< 32 CGMXCLK CYCLES
DD
DD
DD
LVRX
LVRX
LVRX
between 32 & 40 CGMXCLK cycles
> 40 CGMXCLK cycles
0 or 1
1
Previous
value
V
< V < V
+ V
LVHX
ANY
LVRX
DD
LVRX
TRPSEL — LVI trip select bit
This bit selects the LVI trip point. Reset clears this bit.
1 = 5% tolerance. The trip point and recovery point are determined
by V and V respectively.
LVR2
LVH2
General Release Specification
MC68HC908MR24 — Rev. 1.0
Low-Voltage Inhibit (LVI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Low-Voltage Inhibit (LVI)
LVI Interrupts
0 = 10% tolerance. The trip point and recovery point are
determined by V and V respectively.
LVR1
LVH1
NOTE: If LVIRST and LVIPWR are at logic 0, note that when changing the
tolerence, LVI reset will be generated if the supply voltage is below the
trip point.
18.6 LVI Inte rrup ts
The LVI module does not generate interrupt requests.
18.7 Wa it Mod e
The WAIT instruction puts the MCU in low power-consumption standby
mode.
With the LVIPWR bit in the configuration register programmed to logic 0,
the LVI module is active after a WAIT instruction.
With the LVIRST bit in the configuration register programmed to logic 0,
the LVI module can generate a reset and bring the MCU out of wait
mode.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Low-Voltage Inhibit (LVI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Low-Volta g e Inhib it (LVI)
General Release Specification
MC68HC908MR24 — Rev. 1.0
Low-Voltage Inhibit (LVI)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 19. Ana log -to-Dig ita l Conve rte r (ADC)
19.1 Conte nts
19.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369
19.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369
19.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370
19.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370
19.4.1
19.4.2
19.4.3
19.4.4
19.4.5
19.4.6
ADC Port I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .371
Voltage Conversion. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372
Conversion Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372
Continuous Conversion. . . . . . . . . . . . . . . . . . . . . . . . . . .373
Result Justification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373
Monotonicity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
19.7.1
19.7.2
19.7.3
19.7.4
19.7.5
19.7.6
ADC Analog Power Pin (V
ADC Analog Ground Pin (V
ADC Voltage Reference Pin (V
ADC Voltage Reference Low Pin (V
) . . . . . . . . . . . . . . . . . . . .375
DDAD
) . . . . . . . . . . . . . . . . . . .376
SSAD
) . . . . . . . . . . . . . . . .376
REFH
). . . . . . . . . . . . .376
REFL
ADC Voltage In (ADV ) . . . . . . . . . . . . . . . . . . . . . . . . . .376
IN
ADC External Connections . . . . . . . . . . . . . . . . . . . . . . . .376
19.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .377
19.8.1
19.8.2
19.8.3
19.8.4
ADC Status and Control Register . . . . . . . . . . . . . . . . . . .378
ADC Data Register High . . . . . . . . . . . . . . . . . . . . . . . . . .381
ADC Data Register Low . . . . . . . . . . . . . . . . . . . . . . . . . .382
ADC Clock Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .383
19.2 Introd uc tion
This section describes the 10-bit analog-to-digital convertor (ADC).
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
19.3 Fe a ture s
Features of the ADC module include:
• 10 channels with multiplexed input
• Linear successive approximation
• 10-bit resolution, 8-bit accuracy
• Single or continuous conversion
• Conversion complete flag or conversion complete interrupt
• Selectable ADC clock
• Left or right justified result.
• Left justified sign data mode
• High impedance buffered ADC input
19.4 Func tiona l De sc rip tion
Ten ADC channels are available for sampling external sources at pins
PTC1/ATD9:PTC0/ATD8 and PTB7/ATD7:PTB0/ATD0. To achieve the
best possible accuracy, these pins are implemented as input-only pins
when the analog-to-digital (A/D) feature is enabled. An analog
multiplexer allows the single ADC converter to select one of the 10 ADC
channels as ADC voltage IN (ADCVIN). ADCVIN is converted by the
successive approximation algorithm. When the conversion is completed,
the ADC places the result in the ADC data register, ADRH, and ADRL
and sets a flag or generates an interrupt. (See Figure 19-1. ADC Block
Diagram.)
NOTE: DMA section and associated functions are only valid if the MCU has a
DMA module.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
Functional Description
INTERNAL
DATA BUS
PTB/Cx
ADC CHANNEL x
READ PTB/PTC
DISABLE
ADC DATA REGISTERS
ADC VOLTAGE IN
ADVIN
CONVERSION
COMPLETE
INTERRUPT
LOGIC
CHANNEL
SELECT
ADC
ADCH[4:0]
AIEN
COCO/IDMAS
ADC CLOCK
PT??
CGMXCLK
CLOCK
GENERATOR
BUS CLOCK
ADIV[2:0]
ADICLK
Figure 19-1. ADC Block Diagram
19.4.1 ADC Port I/ O Pins
PTC1/ATD9:PTC0/ATD8 and PTB7/ATD7:PTB0/ATD0 are general-
purpose I/O pins that are shared with the ADC channels.
The channel select bits define which ADC channel/port pin will be used
as the input signal. The ADC overrides the port logic when that port is
selected by the ADC MUX. The remaining ADC channels/port pins are
controlled by the port logic and can be used as general-purpose
input/output (I/O) pins. Writes to the port register or DDR will not have
any affect on the port pin that is selected by the ADC. Read of a port pin
which is in use by the ADC will return a logic 0.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
19.4.2 Volta g e Conve rsion
When the input voltage to the ADC equals V
, the ADC converts the
REFH
signal to $3FF (full scale). If the input voltage equals V
the ADC
REFL,
converts it to $000. Input voltages between V
and V
are
REFL
REFH
straight-line linear conversions. All other input voltages will result in
$3FF if greater than V and $000 if less than V
.
REFL
REFH
NOTE: Input voltage should not exceed the analog supply voltages. See 21.14
Analog-to-Digital Converter (ADC) Characteristics.
19.4.3 Conve rsion Tim e
Conversion starts after a write to the ADSCR. A conversion is between
16 and 17 ADC clock cycles, therefore:
16 to17 ADC cycles
Conversion time =
ADC frequency
Number of bus cycles = conversion time x bus frequency
The ADC conversion time is determined by the clock source chosen and
the divide ratio selected. The clock source is either the bus clock or
CGMXCLK and is selectable by ADICLK located in the ADC Clock
Register. For example, if CGMXCLK is 4 MHz and is selected as the
ADC input clock source, the ADC input clock /2 prescale is selected and
the bus frequency is 8 MHz:
16 to17 ADC cycles
Conversion time =
= 8 to 8.5 µs
4 MHz/2
Number of bus cycles = 8 µs x 8 MHz = 64 to 68 cycles
NOTE: The ADC frequency must be between f minimum and f
ADIC
ADIC
maximum to meet A/D specifications. See 21.14 Analog-to-Digital
Converter (ADC) Characteristics.
Since an ADC cycle may be comprised of several bus cycles (four in the
above example) and the start of a conversion is initiated by a bus cycle
write to the ADSCR, from zero to four additional bus cycles may occur
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
Functional Description
before the start of the initial ADC cycle. This results in a fractional ADC
cycle and is represented as the “17th” cycle.
19.4.4 Continuous Conve rsion
In the continuous conversion mode, the ADC data registers ADRH and
ADRL will be filled with new data after each conversion. Data from the
previous conversion will be overwritten whether that data has been read
or not. Conversions will continue until the ADCO bit is cleared. The
COCO bit is set after the first conversion and will stay set for the next
several conversions until the next write of the ADC status and control
register or the next read of the ADC data register.
19.4.5 Re sult Justific a tion
The conversion result may be formatted in four different ways:
• Left justified
• Right justified
• Left Justified sign data mode
• 8-bit truncation mode
All four of these modes are controlled using MODE0 and MODE1 bits
located in the ADC control register (ADCR).
Left justification will place the eight most significant bits (MSB) in the
corresponding ADC data register high, ADRH. This may be useful if the
result is to be treated as an 8-bit result where the two least significant
bits (LSB), located in the ADC data register low, ADRL, can be ignored.
However, you must read ADRL after ADRH or else the interlocking will
prevent all new conversions from being stored.
Right justification will place only the two MSBs in the corresponding ADC
data register high, ADRH, and the eight LSBs in ADC data register low,
ADRL. This mode of operation is typically used when a 10-bit unsigned
result is desired.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
Left justified sign data mode is similar to left justified mode with one
exception. The MSB of the 10-bit result, AD9 located in ADRH, is
complemented. This mode of operation is useful when a result,
represented as a signed magnitude from mid-scale, is needed. Finally,
8-bit truncation mode will place the eight MSBs in ADC data register low,
ADRL. The two LSBs are dropped. This mode of operation is used when
compatibility with 8-bit ADC designs are required. No interlocking
between ADRH and ADRL is present.
NOTE: Quantization error is affected when only the most significant 8-bits are
used as a result. See Figure 19-2.
8-BIT 10-BIT
RESULT RESULT
IDEAL8-BIT CHARACTERISTIC
WITH QUANTIZATION = ±1/2
10-BIT TRUNCATED
TO 8-BIT RESULT
003
00B
00A
009
IDEAL 10-BIT CHARACTERISTIC
WITH QUANTIZATION = ±1/2
002
001
000
008
007
006
005
004
003
002
001
000
WHEN TRUNCATION IS USED,
ERROR FROM IDEAL 8-BIT = 3/8 LSB
DUE TO NON-IDEAL QUANTIZATION.
INPUT VOLTAGE
1/2
2 1/2
4 1/2
6 1/2
8 1/2
REPRESENTED AS 10-BIT
1 1/2
3 1/2
5 1/2
7 1/2
9 1/2
INPUT VOLTAGE
REPRESENTED AS 8-BIT
1/2
1 1/2
2 1/2
Figure 19-2. 8-Bit Truncation Mode Error
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
Interrupts
19.4.6 Monotonic ity
The conversion process is monotonic and has no missing codes.
19.5 Inte rrup ts
When the AIEN bit is set, the ADC module is capable of generating
either CPU or DMA interrupt after each ADC conversion. A CPU
interrupt is generated if the COCO/IDMAS bit is at logic 0. If
COCO/IDMAS bit is set, a DMA interrupt is generated. The
COCO/IDMAS bit is not used as a conversion complete flag when
interrupts are enabled.
19.6 Wa it Mod e
The WAIT instruction can put the MCU in low power-consumption
standby mode.
The ADC continues normal operation during wait mode. Any enabled
CPU interrupt request from the ADC can bring the MCU out of wait
mode. If the ADC is not required to bring the MCU out of wait mode,
power down the ADC by setting ADCH[4:0] in the ADC status and
Control Register before executing the WAIT instruction.
19.7 I/ O Sig na ls
The ADC module has 10 input signals that are shared with port B and
port C.
19.7.1 ADC Ana log Powe r Pin (V
)
DDAD
The ADC analog portion uses V
as its power pin. Connect the
DDAD
V
pin to the same voltage potential as V . External filtering may
DDAD
DD
be necessary to ensure clean V
for good results.
DDAD
NOTE: Route V
carefully for maximum noise immunity and place bypass
DDAD
capacitors as close as possible to the package.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
19.7.2 ADC Ana log Ground Pin (V
)
SSAD
The ADC analog portion uses V
as its ground pin. Connect the
SSAD
V
pin to the same voltage potential as V .
SS
SSAD
19.7.3 ADC Volta g e Re fe re nc e Pin (V
)
REFH
V
is the power supply for setting the reference voltage V
.
REFH
REFH
Connect the V
pin to the same voltage potential as V
. There
DDAD
REFH
will be a finite current associated with V
. See Section 21. Electrical
REFH
Specifications.
NOTE: Route V
carefully for maximum noise immunity and place bypass
REFH
capacitors as close as possible to the package.
19.7.4 ADC Volta g e Re fe re nc e Low Pin (V
)
REFL
V
is the lower reference supply for the ADC. Connect the V
pin
REFL
REFL
to the same voltage potential as V
. There will be a finite current
SSAD
associated with V
. See electrical specifications.
REFL
19.7.5 ADC Volta g e In (ADVIN)
ADVIN is the input voltage signal from one of the 10 ADC channels to
the ADC module.
19.7.6 ADC Exte rna l Conne c tions
and V
V
REF
RL
There is both AC and DC current drawn through V and V loop.
RH
RL
The AC current is in the form of current spikes required to supply
charge to the capacitor array at each successive approximation step.
The DC current flows through the internal resistor string. The best
external component to meet both these current demands is a
capacitor in the 0.01 µF to 1 µF range with good high frequency
characteristics. This capacitor is connected between V and V ,
RH
RL
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
I/O Registers
and must be placed as close as possible to the package pins.
Resistance in the path is not recommended because the DC current
will cause a voltage drop which could result in conversion errors.
ANx
Empirical data shows that capacitors from the analog inputs to V
RL
improve ADC performance. 0.01 µF and 0.1 µF capacitors with good
high-frequency characteristics are sufficient. These capacitors must
be placed as close as possible to the package pins.
Grounding
In cases where separate power supplies are used for analog and
digital power, the ground connection between these supplies should
be at the analog V pin. This should be the only ground connection
SS
between these supplies if possible. The analog V pin makes a good
SS
single point ground location. Connect the V
pin to the same
REFL
potential as V
at the single point ground location.
SSAD
19.8 I/ O Re g iste rs
These I/O registers control and monitor operation of the ADC:
• ADC status and control register, ADSCR
• ADC data registers, ADRH and ARDL
• ADC control register, ADCR
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
19.8.1 ADC Sta tus a nd Control Re g iste r
The following paragraphs describe the function of the ADC status and
control register. Writing ADSCR aborts the current conversion and
initiates a new conversion.
Address: $0040
Bit 7
6
AIEN
0
5
ADCO
0
4
3
2
1
Bit 0
Read:
Write:
Reset:
COCO/
IDMAS
ADCH4 ADCH3 ADCH2 ADCH1 ADCH0
0
0
0
0
0
0
Figure 19-3. ADC Status and Control Register (ADSCR)
COCO/IDMAS — Conversions complete / interrupt dma select
When AIEN bit is a logic 0, the COCO/IDMAS is a read-only bit which
is set each time a conversion is completed except in the continuous
conversion mode where it is set after the first conversion. This bit is
cleared whenever the ADC status and control register is written or
whenever the ADC data register is read.
If AIEN bit is a logic 1, the COCO/IDMAS is a read/write bit which
selects either CPU or DMA to service the ADC interrupt request.
Reset clears this bit.
1 = Conversion completed (AIEN = 0)/DMA interrupt (AIEN = 1)
0 = Conversion not completed (AIEN = 0)/CPU interrupt (AIEN = 1)
AIEN — ADC interrupt enable
When this bit is set, an interrupt is generated at the end of an ADC
conversion. The interrupt signal is cleared when the data register is
read or the status/control register is written. Reset clears the AIEN bit.
1 = ADC interrupt enabled
0 = ADC interrupt disabled
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
I/O Registers
ADCO — ADC continuous conversion
When set, the ADC will convert samples continuously and update the
ADR register at the end of each conversion. Only one conversion is
allowed when this bit is cleared. Reset clears the ADCO bit.
1 = Continuous ADC conversion
0 = One ADC conversion
ADCH[4:0] — ADC channel select bits
ADCH4, ADCH3, ADCH2, ADCH1, and ADCH0 form a 5-bit field
which is used to select one of (10 user + TBD test channels) ADC
channels. The TBD channels are detailed in Table 19-1. Take care to
prevent switching noise from corrupting the analog signal when
simultaneously using a port pin as both an analog and digital input.
(See Table 19-1.)
The ADC subsystem is turned off when the channel select bits are all set
to 1. This feature allows for reduced power consumption for the MCU
when the ADC is not used.
NOTE: Recovery from the disabled state requires one conversion cycle to
stabilize.
The voltage levels supplied from internal reference nodes as
specified in Table 19-1 are used to verify the operation of the ADC
converter both in production test and for user applications.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
Table 19-1. Mux Channel Select
ADCH4
ADCH3
ADCH2
ADCH1
ADCH0
Input select
PTB0/ATD0
PTB1/ATD1
PTB2/ATD2
PTB3/ATD3
PTB4/ATD4
PTB5/ATD5
PTB6/ATD6
PTB7/ATD7
PTC0/ATD8
PTC1/ATD9
Unused *
Ø
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
Ø
Ø
Ø
Ø
Ø
Unused *
Reserved **
Unused *
V
REFH
V
REFL
[ADC power off]
*
If any unused channels are selected, the resulting ADC conversion will be
unknown.
** Used for factory testing.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
I/O Registers
19.8.2 ADC Da ta Re g iste r Hig h
In left justified mode, this 8-bit result register holds the eight MSBs of the
10-bit result. This register is updated each time an ADC single channel
conversion completes. Reading ADRH latches the contents of ADRL
until ADRL is read. Until ADRL is read, all subsequent ADC results will
be lost.
Address: $0041
Bit 7
AD9
R
6
5
AD7
R
4
AD6
R
3
AD5
R
2
AD4
R
1
AD3
R
Bit 0
AD2
R
Read:
Write:
Reset:
AD8
R
0
0
0
0
0
0
0
0
R
= Reserved
Figure 19-4. ADC Data Register High (ADRH)
Left Justified Mode
In right justified mode, this 8-bit result register holds the two MSBs of the
10-bit result. All other bits read as 0. This register is updated each time
a single channel ADC conversion completes. Reading ADRH latches the
contents of ADRL until ADRL is read. Until ADRL is read, all subsequent
ADC results will be lost.
Address: $0041
Bit 7
0
6
5
0
4
0
3
0
2
0
1
AD9
R
Bit 0
AD8
R
Read:
Write:
Reset:
0
R
R
R
0
R
0
R
0
R
0
0
0
0
0
R
= Reserved
Figure 19-5. ADC Data Register High (ADRH)
Right Justified Mode
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
19.8.3 ADC Da ta Re g iste r Low
In left justified mode, this 8-bit result register holds the two LSBs of the
10-bit result. All other bits read as 0. This register is updated each time
a single channel ADC conversion completes. Reading ADRH latches the
contents of ADRL until ADRL is read. Until ADRL is read all subsequent
ADC results will be lost.
Address: $0042
Bit 7
AD1
R
6
5
0
4
0
3
0
2
0
1
0
Bit 0
0
Read:
Write:
Reset:
AD0
R
R
0
R
0
R
0
R
0
R
0
R
0
0
0
R
= Reserved
Figure 19-6. ADC Data Register Low (ADRL)
Left Justified Mode
In right justified mode, this 8-bit result register holds the eight LSBs of
the 10-bit result. This register is updated each time an ADC conversion
completes. Reading ADRH latches the contents of ADRL until ADRL is
read. Until ADRL is read all subsequent ADC results will be lost.
Address: $0042
Bit 7
AD7
R
6
5
AD5
R
4
AD4
R
3
AD3
R
2
AD2
R
1
AD1
R
Bit 0
AD0
R
Read:
Write:
Reset:
AD6
R
0
0
0
0
0
0
0
0
R
= Reserved
Figure 19-7. ADC Data Register Low (ADRL)
Right Justified Mode
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Analog-to-Digital Converter (ADC)
I/O Registers
In 8-bit mode, this 8-bit result register holds the eight MSBs of the 10-bit
result. This register is updated each time an ADC conversion completes.
In 8-bit mode, this register contains no interlocking with ADRH.
Address: $0042
Bit 7
AD9
R
6
5
AD7
R
4
AD6
R
3
AD5
R
2
AD4
R
1
AD3
R
Bit 0
AD2
R
Read:
Write:
Reset:
AD8
R
0
0
0
0
0
0
0
0
R
= Reserved
Figure 19-8. ADC Data Register Low (ADRL)
8-Bit Mode
19.8.4 ADC Cloc k Re g iste r
This register selects the clock frequency for the ADC, selects between
modes of operation.
Address: $0042
Bit 7
6
5
ADIV0
0
4
3
2
1
0
0
Bit 0
0
Read:
Write:
Reset:
ADIV2
ADIV1
ADICLK MODE1 MODE0
R
0
0
0
0
1
0
R
= Reserved
Figure 19-9. ADC Clock Register (ADCLK)
ADIV2:ADIV0 — ADC clock prescaler bits
ADIV2, ADIV1, and ADIV0 form a 3-bit field which selects the divide
ratio used by the ADC to generate the internal ADC clock. Table 19-
2 shows the available clock configurations. The ADC clock should be
set to between 500 kHz and 4 MHz.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ana log -to-Dig ita l Conve rte r (ADC)
Table 19-2. ADC Clock Divide Ratio
ADIV2
ADIV1
ADIV0
ADC clock rate
ADC input clock /1
ADC input clock /2
ADC input clock /4
ADC input clock /8
ADC input clock /16
0
0
0
0
1
0
0
1
1
X
0
1
0
1
X
X = don’t care
ADICLK — ADC input clock select
ADICLK selects either bus clock or CGMXCLK as the input clock
source to generate the internal ADC clock. Reset selects CGMXCLK
as the ADC clock source.
If the external clock (CGMXCLK) is equal or greater than 1 MHz,
CGMXCLK can be used as the clock source for the ADC. If
CGMXCLK is less than 1 MHz, use the PLL-generated bus clock as
the clock source. As long as the internal ADC clock is at f
, correct
ADIC
operation can be guaranteed. (See 21.14Analog-to-Digital
Converter (ADC) Characteristics.)
1 = Internal bus clock
0 = External clock, CGMXCLK
CGMXCLK or bus frequency
f
=
ADIC
ADIV[2:0]
MODE1:MODE0 — Modes of result justification
MODE1:MODE0 selects between four modes of operation. The
manner in which the ADC conversion results will be placed in the ADC
data registers is controlled by these modes of operation. Reset
returns right-justified mode.
00 = 8-bit truncation mode
01 = Right justified mode
10 = Left justified mode
11 = Left justified sign data mode
General Release Specification
MC68HC908MR24 — Rev. 1.0
Analog-to-Digital Converter (ADC)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 20. Powe r-On Re se t (POR)
20.1 Conte nts
20.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385
20.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385
20.2 Introd uc tion
This section describes the POR module (version B).
20.3 Func tiona l De sc rip tion
The POR module provides a known, stable signal to the MCU at power-
on. This signal tracks VDD until the MCU generates a feedback signal to
indicate that it is properly initialized. At this time, the POR drives its
output low. The POR is not a brown-out detector, low-voltage detector,
or glitch detector. VDD at the POR must go completely to 0 to reset the
MCU. To detect power-loss conditions, use a low-voltage inhibit module
(LVI) or other suitable circuit. Inputs to the POR_B20 are SIMINIT and
SECZDET from the SIM and FLASH security circuits, respectively.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Power-On Reset (POR)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Powe r-On Re se t (POR)
V
DD
PORHI
PORLO
CNTRRST
CNTRCLR
NOTES:
1. PORHI goes high at power-up and is cleared when the SIM sets CNTRCLR.
2. Signal names are not necessarily accurate. This diagram is for logical illustration only and may not
represent actual circuitry.
Figure 20-1. POR Block Diagram
General Release Specification
MC68HC908MR24 — Rev. 1.0
Power-On Reset (POR)
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 21. Ele c tric a l Sp e c ific a tions
21.1 Conte nts
21.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .387
21.3 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . .388
21.4 Functional Operating Range. . . . . . . . . . . . . . . . . . . . . . . . . .389
21.5 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . .389
21.6 DC Electrical Characteristics (V = 5.0 Vdc ± 10%). . . . . . .390
DD
21.7 FLASH Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . .391
21.8 Control Timing (V = 5.0 Vdc ± 10%). . . . . . . . . . . . . . . . . .392
DD
21.9 Serial Peripheral Interface Characteristics
(V = 5.0 Vdc ± 10%) . . . . . . . . . . . . . . . . . . . . . . . . . . .393
DD
21.10 TImer Interface Module Characteristics . . . . . . . . . . . . . . . . .396
21.11 Clock Generation Module Component Specifications . . . . . .396
21.12 CGM Operating Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . .396
21.13 CGM Acquisition/Lock Time Specifications . . . . . . . . . . . . . .397
21.14 Analog-to-Digital Converter (ADC) Characteristics. . . . . . . . .398
21.2 Introd uc tion
This section contains electrical and timing specifications. These values
are design targets and have not yet been fully tested.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ele c tric a l Sp e c ific a tions
21.3 Ab solute Ma xim um Ra ting s
Maximum ratings are the extreme limits to which the MCU can be
exposed without permanently damaging it.
NOTE: This device is not guaranteed to operate properly at the maximum
ratings. Refer to 21.6 DC Electrical Characteristics (V = 5.0 Vdc ±
DD
10%) for guaranteed operating conditions.
Characteristic
Supply voltage
Symbol
Value
Unit
V
–0.3 to +6.0
V
DD
V
V
–0.3 to
SS
Input voltage
V
V
V
In
+0.3
DD
V
V
+ 2 minimum
DD
DD
Input high voltage
V
HI
+ 4 maximum
Maximum current per pin
I
± 25
mA
excluding V and V
DD
SS
Storage temperature
T
–55 to +150
100
°C
mA
mA
STG
Maximum current out of V
I
SS
MVSS
MVDD
Maximum current Into V
NOTE:
I
100
DD
1. Voltages referenced to V
.
SS
NOTE: This device contains circuitry to protect the inputs against damage due
to high static voltages or electric fields; however, it is advised that normal
precautions be taken to avoid application of any voltage higher than
maximum-rated voltages to this high-impedance circuit. For proper
operation, it is recommended that V and V
be constrained to the
Out
In
range V ≤ (V or V ) ≤ V . Reliability of operation is enhanced if
SS
In
Out
DD
unused inputs are connected to an appropriate logic voltage level (for
example, either V or V .)
SS
DD
General Release Specification
MC68HC908MR24 — Rev. 1.0
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Electrical Specifications
Functional Operating Range
21.4 Func tiona l Op e ra ting Ra ng e
Characteristic
Symbol
TA
Value
Unit
°C
Operating temperature range (see note)
MC68HC908MR24CFU
–40 to 85
–40 to 105
MC68HC908MR24VFU
VDD
5.0 ± 10%
V
Operating voltage range
NOTES:
See Motorola representative for temperature availability.
C = Extended temperature range (–40 to +85 °C)
V = Automotive temperature range (–40 to +105 °C)
21.5 The rm a l Cha ra c te ristic s
Characteristic
Thermal resistance,
Symbol
Value
Unit
°C/W
W
θ
76
JA
64-pin QFP
I/O pin power dissipation
P
User Determined
I/O
P = (I x V ) + P =
I/O
(1)
D
DD
DD
Power dissipation
P
W
D
K/(T + 273 °C)
J
P x (T + 273 °C)
(2)
D
A
Constant
K
W/°C
2
+ P x θ
D
JA
Average junction temperature
Maximum junction temperature
NOTES:
T
T + (P x θ )
°C
°C
J
A
D
JA
T
125
JM
1. Power dissipation is a function of temperature.
2. K is a constant unique to the device. K can be determined for a known TA and
measured PD. With this value of K, PD and TJ can be determined for any value of TA.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ele c tric a l Sp e c ific a tions
21.6 DC Ele c tric a l Cha ra c te ristic s (VDD = 5.0 Vd c ± 10%)
(2)
Characteristic
Output high voltage
(I = –2.0 mA) all I/O pins
Symbol
Min
Max
Unit
Typ
VOH
VDD –0.8
—
—
—
—
—
—
—
V
Load
Output low voltage
(I = 1.6mA) all I/O pins
VOL
IOH
IOL
VIH
VIL
—
7
0.4
—
V
mA
mA
V
Load
PWM pin output source current
(V = V –0.8 V)
OH
DD
PWM pin output sink current
–20
—
(V = 0.8 V)
OL
Input high voltage
All ports, IRQs, RESET, OSC1
0.7 x VDD
VSS
VDD
Input low voltage
All ports, IRQs, RESET, OSC1
0.3 x VDD
V
V
supply current
DD
(3)
Run
Wait
—
—
—
—
—
—
40
12
100
mA
mA
µA
IDD
(4)
(5)
Quiescent
—
—
—
—
± 10
± 1
µA
µA
I/O ports hi-Z leakage current
Input current
I
IL
I
IN
Capacitance
Ports (as input or output)
COUT
CIN
—
—
—
—
12
8
pF
9
4.33
50
4.45
100
—
4.58
150
4.2
V
mV
V
Low-voltage inhibit reset
V
LVR1
Low-voltage reset/recover hysteresis
Low-voltage inhibit reset
V
LVH1
3.95
150
0
V
LVR2
—
250
100
—
mV
mV
V/ms
Low-voltage reset/recover hysteresis
V
LVH2
(6)
—
POR re-arm voltage
*
V
POR
(8)
0.035
—
POR rise time ramp rate
NOTES:
R
POR
1.VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted.
2.Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
3.Run (operating) IDD measured using external square wave clock source (fosc = 8.2 MHz). All inputs 0.2 V from rail; no
dc loads; less than 100 pF on all outputs. CL = 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance
linearly affects run IDD; measured with all modules enabled.
4.Wait IDD measured using external square wave clock source (fosc = 8.2 MHz); all inputs 0.2 V from rail; no dc loads;
less than 100 pF on all outputs. CL = 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects
wait IDD; measured with PLL and LVI enabled.
5.Quiescent IDD measured with PLL and LVI disengaged, OCS1 grounded, no port pins sourcing current. It is measured
through combination of VDD, VDDAD, and VDDA
.
6.Maximum is highest voltage that POR is guaranteed.
7.Maximum is highest voltage that POR is possible.
8.If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until
minimum VDD is reached
9. The low-voltage inhibit reset is software selectable. Refer to Section 18. Low-Voltage Inhibit (LVI).
General Release Specification
MC68HC908MR24 — Rev. 1.0
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Electrical Specifications
FLASH Memory Characteristics
21.7 FLASH Me m ory Cha ra c te ristic s
Symbol/
description
Characteristic
Min
Max
Units
FLASH pages per row
8
8
8
8
Pages
Bytes
Hz
FLASH bytes per page
(1)
FLASH read bus clock frequency
f
32 K
8.4 M
READ
FLASH charge pump clock frequency
(see 4.5 FLASH Charge Pump Frequency Control)
(2)
f
1.8
2.3
MHz
PUMP
FLASH block/bulk erase time
FLASH high-voltage kill time
FLASH return to read time
FLASH page program pulses
FLASH page program step size
t
100
200
50
—
—
ms
µs
ERASE
t
KILL
t
—
µs
HVD
(3)
Pulses
fls
—
TBD
1.2
Pulses
ms
(4)
t
1.0
STEP
FLASH cumulative program time per row between
erase cycles
(5)
t
—
TBD
ms
ROW
FLASH HVEN low to MARGIN high time
FLASH MARGIN high to PGM low time
t
50
—
—
µs
µs
HVTV
t
150
VTP
Dummy
read
(6)
Recovery
FLASH return to read after margin read time
t
500
—
cycles
(7)
FLASH row erase endurance
100
100
10
—
—
—
Cycles
Cycles
Years
(8)
FLASH row program endurance
(9)
FLASH data retention time
1. f
is defined as the requency range for which the FLASH memory can be read.
READ
2. f
is defined as the charge pump clock frequency required for program, erase, and margin read operations.
PUMP
3. flsPulses is defined as the number of pulses used to program the FLASH using the required smart program algorithm.
4. t
5. t
is defined as the amount of time during one page program cycle that HVEN is held high.
STEP
is defined as the cumulative time a row can see the program voltage before the row must be erased before further
ROW
programming.
6. t
is defined as the minimum number of dummy reads before accurate data is read from the FLASH memory after
Recovery
margin read mode is used.
7. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many
erase/program cycles.
8. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many
erase/program cycles.
9. The FLASH is guaranteed to retain data over the entire temperature range for at least the minimum time specified.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ele c tric a l Sp e c ific a tions
21.8 Control Tim ing (VDD = 5.0 Vd c ± 10%)
Characteristic
Symbol
Min
Max
Unit
(2)
Frequency of operation
Crystal option
External clock option
f
1
dc
8
32.8
MHz
OSC
(3)
(4)
Internal operating frequency
f
—
8.2
—
MHz
ns
OP
(5)
RESET input pulse width low
t
50
IRL
NOTES:
1. VSS = 0 Vdc; timing shown with respect to 20% VDD and 70% VDD, unless otherwise noted.
2. See 21.8 Control Timing (VDD = 5.0 Vdc ± 10%) and 21.9 Serial Peripheral Interface Characteristics (VDD = 5.0
Vdc ± 10%) for more information.
3. No more than 10% duty cycle deviation from 50%
4. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this
information.
5. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Electrical Specifications
Serial Peripheral Interface Characteristics (V = 5.0 Vdc ± 10%)
DD
21.9 Se ria l Pe rip he ra l Inte rfa c e Cha ra c te ristic s (VDD = 5.0 Vd c ± 10%)
Diagram
Number
Characteristic
Operating frequency
Symbol
Min
Max
Unit
(2)
Master
Slave
f
f
f
/128
DC
f /2
OP
MHz
OP(M)
OP
f
OP(S)
OP
Cycle time
Master
Slave
1
t
t
2
1
128
—
t
cyc
cyc(M)
cyc(S)
2
3
Enable lead time
Enable lag time
t
15
15
—
—
ns
ns
Lead(S)
t
Lag(S)
Clock (SPCK) high time
4
5
6
7
Master
Slave
t
t
100
50
—
—
ns
ns
ns
ns
SCKH(M)
SCKH(S)
Clock (SPCK) low time
Master
Slave
t
t
100
50
—
—
SCKL(M)
SCKL(S)
Data setup time (inputs)
Master
Slave
t
45
5
—
—
SU(M)
t
SU(S)
Data hold time (inputs)
Master
Slave
t
0
15
—
—
H(M)
t
H(S)
(3)
Access time, slave
t
t
0
0
40
20
A(CP0)
A(CP1)
8
9
CPHA = 0
CHPA = 1
ns
ns
ns
(4)
Disable time, slave
t
—
25
DIS(S)
Data valid time after enable edge
Master
10
t
—
—
10
40
V(M)
(5)
Slave
t
V(S)
NOTES:
1. All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted; assumes 100 pF load on all SPI
pins.
2. Numbers refer to dimensions in Figure 21-1 and Figure 21-2.
3. Time to data active from high-impedance state
4. Hold time to high-impedance state
5. With 100 pF on all SPI pins
MC68HC908MR24 — Rev. 1.0
General Release Specification
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ele c tric a l Sp e c ific a tions
SS
INPUT
SS PIN OF MASTER HELD HIGH
1
5
4
SPCK, CPOL = 0
OUTPUT
NOTE
4
5
SPCK, CPOL = 1
OUTPUT
NOTE
6
7
MISO
MSB IN
BITS 6–1
BITS 6–1
LSB IN
INPUT
10
11
MASTER MSB OUT
10
11
MOSI
OUTPUT
MASTER LSB OUT
NOTE: This first clock edge is generated internally, but is not seen at the SCK pin.
a) SPI Master Timing (CPHA = 0)
SS
INPUT
SS PIN OF MASTER HELD HIGH
1
SPCK, CPOL = 0
OUTPUT
5
NOTE
NOTE
4
SPCK, CPOL = 1
OUTPUT
5
4
6
7
LSB IN
11
MISO
MSB IN
11
BITS 6–1
BITS 6–1
INPUT
10
10
MOSI
OUTPUT
MASTER MSB OUT
MASTER LSB OUT
NOTE: This last clock edge is generated internally, but is not seen at the SCK pin.
b) SPI Master Timing (CPHA = 1)
Figure 21-1. SPI Master Timing
General Release Specification
MC68HC908MR24 — Rev. 1.0
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Electrical Specifications
Serial Peripheral Interface Characteristics (V = 5.0 Vdc ± 10%)
DD
SS
INPUT
3
1
SPCK, CPOL = 0
INPUT
11
4
5
2
SPCK, CPOL = 1
INPUT
4
9
8
MISO
SLAVE MSB OUT
BITS 6–1
BITS 6–1
SLAVE LSB OUT
NOTE
INPUT
11
11
6
7
10
MOSI
OUTPUT
MSB IN
LSB IN
NOTE: Not defined but normally MSB of character just received.
a) SPI Slave Timing (CPHA = 0)
SS
INPUT
1
SPCK, CPOL = 0
INPUT
5
4
5
2
3
SPCK, CPOL = 1
INPUT
4
10
9
8
MISO
NOTE
SLAVE MSB OUT
BITS 6–1
BITS 6–1
SLAVE LSB OUT
OUTPUT
11
6
7
10
MOSI
INPUT
MSB IN
LSB IN
NOTE: Not defined but normally LSB of character previously transmitted.
b) SPI Slave Timing (CPHA = 1)
Figure 21-2. SPI Slave Timing
MC68HC908MR24 — Rev. 1.0
General Release Specification
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ele c tric a l Sp e c ific a tions
21.10 TIm e r Inte rfa c e Mod ule Cha ra c te ristic s
Characteristic
Input capture pulse width
Input clock pulse width
Symbol
Min
Max
—
Unit
ns
t
t
125
TIH, TIL
t
t
(1/f ) + 5
—
ns
TCH, TCL
OP
21.11 Cloc k Ge ne ra tion Mod ule Com p one nt Sp e c ific a tions
Characteristic
Symbol
Min
Typ
Max
Notes
Consult crystal
manufacturing data
Crystal load capacitance
C
C
C
—
—
—
L
1
2
Consult crystal
manufacturing data
Crystal fixed capacitance
Crystal tuning capacitance
—
—
2*C
2*C
—
—
L
Consult crystal
manufacturing data
L
Feedback bias resistor
Series resistor
R
R
—
0
22 MΩ
330 kΩ
—
B
1 MΩ
Not required
S
C
*
FACT
/f
Filter capacitor
C
—
—
—
F
(V
)
DDA XCLK
C
must provide low AC
impedance from
BYP
Bypass capacitor
C
—
0.1 µF
f = f
/100 to 100*f
,
BYP
XCLK
VCLK
so series resistance must
be considered.
21.12 CGM Op e ra ting Cond itions
Characteristic
Crystal reference frequency
Range nominal multiplier
Symbol
fXCLK
fNOM
fVRS
N
Min
Typ
Max
8 MHz
—
1 MHz
—
—
4.9152 MHz
4.9152 MHz
—
—
—
—
32.8 MHz
15
VCO center-of-range frequency
VCO frequency multiplier
1
1
L
15
VCO center of range multiplier
VCO operating frequency
fVCLK
fVRSMIN
fVRSMAX
General Release Specification
MC68HC908MR24 — Rev. 1.0
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Electrical Specifications
CGM Acquisition/Lock Time Specifications
21.13 CGM Ac q uisition/ Loc k Tim e Sp e c ific a tions
Description
Symbol
Min
—
Typ
Max
—
Notes
F/sV
V
Filter capacitor multiply factor
Acquisition mode time factor
Tracking mode time factor
C
0.0154
0.1135
0.0174
FACT
K
—
—
ACQ
K
—
—
V
TRK
(8*V
)/
If C chosen
correctly.
DDA
*K
F
Manual mode time to stable
t
—
—
ACQ
(f
(f
X CLK ACQ)
(4*V
)/
If C chosen
DDA
*K
F
Manual stable to lock time
Manual acquisition time
t
—
—
0
—
—
AL
)
correctly.
X CLK TRK
t
t
+t
Lock
ACQ AL
Tracking mode entry frequency
tolerance
∆
—
—
3.6%
TRK
Acquisition mode entry frequency
tolerance
∆
6.3%
7.2%
ACQ
Lock entry frequency tolerance
Lock exit frequency tolerance
∆
0
—
—
0.9%
1.8%
Lock
∆
0.9%
UNL
Reference cycles per acquisition
mode measurement
n
—
—
32
—
—
—
ACQ
Reference cycles per tracking
mode measurement
n
128
TRK
(8*V
)/
If C chosen
DDA
F
Automatic mode time to stable
t
n
/f
ACQ
ACQ XCLK
(f
(f
*K
correctly.
X CLK ACQ)
(4*V
)/
If C chosen
DDA
F
Automatic stable to lock time
Automatic lock time
t
n
/f
—
—
AL
TRK XCLK
*K
)
correctly.
X CLK TRK
t
—
0
t
+t
Lock
ACQ AL
(f
)
CRYS
PLL jitter (deviation of average bus
frequency over 2 ms)
N = VCO freq.
mult. (GBNT)
fJ
—
*(0.025%)
*(N/4)
MC68HC908MR24 — Rev. 1.0
General Release Specification
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ele c tric a l Sp e c ific a tions
21.14 Ana log -to-Dig ita l Conve rte r (ADC) Cha ra c te ristic s
Characteristic
Symbol
Min
Typ
Max
Unit
Notes
V
should be tied
DDAD
to the same potential
Supply voltage
V
4.5
—
5.5
V
DDAD
as V via separate
DD
traces
Input voltages
V
0
10
—
—
—
—
—
—
—
—
V
V
Bits
LSB
Hz
V
<= V
ADIN
DDAD
ADIN DDAD
Resolution
B
10
AD
AD
Absolute accuracy
ADC internal clock
Conversion range
Power-up time
Conversion time
Sample time
A
—
4
Includes quantization
= 1/f
f
500 k
1.048 M
t
AIC
ADIC
ADIC
R
V
V
V
AD
SSAD
DDAD
t
16
t
t
t
cycles
ADPU
AIC
AIC
AIC
t
16
5
17
—
cycles
cycles
ADC
t
ADS
Monotonicity
M
Guaranteed
AD
Zero input reading
Full-scale reading
Input capacitance
Z
000
3FD
—
—
—
003
3FF
30
Hex
Hex
pF
V
= V
= V
ADI
ADIN
SSAD
F
V
ADIN
ADI
DDAD
C
—
Not tested
ADI
V
/V
current
I
—
1.6
—
mA
REFH REFL
VREF
Absolute accuracy
(8-bit truncation mode)
A
—
—
—
—
±1
LSB
LSB
Includes quantization
AD
Quantization error
(8-bit truncation mode)
+7/8
–1/8
General Release Specification
MC68HC908MR24 — Rev. 1.0
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 22. Me c ha nic a l Sp e c ific a tions
22.1 Conte nts
22.2 Introduction.............................................................................399
22.3 Plastic Quad Flat Pack (QFP).................................................400
22.2 Introd uc tion
This section gives the dimensions of the 64-lead plastic quad flat pack
(QFP).
The following figure shows the latest package at the time of this
publication. To make sure that you have the latest package
specifications, contact one of the following:
• Local Motorola Sales Office
• Motorola Mfax
– Phone 602-244-6609
– EMAIL rmfax0@email.sps.mot.com
• Worldwide Web (wwweb) at http://design-net.com
Follow Mfax or Worldwide Web on-line instructions to retrieve the current
mechanical specifications.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Me c ha nic a l Sp e c ific a tions
22.3 Pla stic Qua d Fla t Pa c k (QFP)
L
48
33
49
32
S
S
B
B
D
D
P
-B-
-
A
-A-
L
C
H
B
V
M
M
A
-A-, -B-, D-
DETAIL A
DETAIL A
F
17
64
1
16
-D-
A
M
S
S
S
S
0.20 (0.008)
C
A-B
A-B
D
D
J
N
0.05 (0.002) A-B
S
M
0.20 (0.008)
H
BASE METAL
M
DETAIL C
D
E
M
S
S
0.20 (0.008)
A-B
D
C
C
DATUM
PLANE
SECTION B-B
-H-
-C-
SEATING
PLANE
0.01 (0.004)
M
H
G
MILLIMETERS
MIN MAX
INCHES
MIN MAX
NOTES:
U
DIM
A
B
C
D
E
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
13.90 14.10 0.547 0.555
13.90 14.10 0.547 0.555
T
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE ĆHĆ IS LOCATED AT BOTTOM OF
LEAD AND IS COINCIDENT WITH THE LEAD WHERE
THE LEAD EXITS THE PLASTIC BODY AT THE
BOTTOM OF THE PARTING LINE.
4. DATUMS A-B AND ĆDĆ TO BE DETERMINED AT
DATUM PLANE ĆHĆ.
5. DIMENSIONS S AND V TO BE DETERMINED AT
SEATING PLANE ĆCĆ.
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS 0.25
(0.010) PERSIDE. DIMENSIONS A AND B DO
INCLUDE MOLD MISMATCH AND ARE DETERMINED
AT DATUM PLANE ĆHĆ.
7. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBARCANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT.
2.15
2.45 0.085 0.096
0.45 0.012 0.018
2.40 0.079 0.094
0.40 0.012 0.016
0.30
R
2.00
F
0.30
DATUM
PLANE
0.031 BSC
G
H
J
0.80 BSC
-H-
Ċ
0.25
Ċ
0.010
0.13
0.23 0.005 0.009
0.95 0.026 0.037
0.472 REF
Q
K
L
0.65
12.00 REF
M
N
P
5°
0.13
10°
5°
10°
K
0.17 0.005 0.007
0.016 BSC
W
0.40 BSC
Q
R
S
0°
0.13
7°
0.30 0.005 0.012
0°
7°
X
16.95 17.45 0.667 0.687
T
0.13
Ċ
Ċ
0.005
Ċ
Ċ
U
V
0°
0°
DETAIL C
16.95 17.45 0.667 0.687
0.35 0.45 0.014 0.018
0.063 REF
W
X
1.6 REF
Figure 22-1. MC68HC908MR24FU
General Release Specification
MC68HC908MR24 — Rev. 1.0
Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Se c tion 23. Ord e ring Inform a tion
23.1 Conte nts
31.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .583
31.3 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .583
23.2 Introd uc tion
This section contains instructions for ordering the MC68HC908MR24.
23.3 MC Ord e r Num b e rs
Table 23-1. MC Order Numbers
Operating
temperature range
MC order number(1)
MC68HC908MR24CFU
MC68HC908MR24VFU
– 40 °C to + 85 °C
– 40 °C to + 105 °C
1. FU = quad flat pack
MC68HC908MR24 — Rev. 1.0
General Release Specification
Ordering Information
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ord e ring Inform a tion
General Release Specification
MC68HC908MR24 — Rev. 1.0
Ordering Information
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Ge ne ra l Re le a se Sp e c ific a tion — MC68HC908MR24
Glossa ry
A — See accumulator (A).
accumulator (A) — An 8-bit general-purpose register in the CPU08.
The CPU08 uses the accumulator to hold operands and results of
arithmetic and logic operations.
acquisition mode — A mode of PLL operation during startup before the
PLL locks on a frequency. Also see tracking mode.
address bus — The set of wires that the CPU or DMA uses to read and
write memory locations.
addressing mode — The way that the CPU determines the operand
address for an instruction. The M68HC08 CPU has 16 addressing
modes.
ALU — See arithmetic logic unit (ALU).
arithmetic logic unit (ALU) — The portion of the CPU that contains the
logic circuitry to perform arithmetic, logic, and manipulation
operations on operands.
asynchronous — Refers to logic circuits and operations that are not
synchronized by a common reference signal.
baud rate — The total number of bits transmitted per unit of time.
BCD — See binary-coded decimal (BCD).
binary — Relating to the base 2 number system.
binary number system — The base 2 number system, having two
digits, 0 and 1. Binary arithmetic is convenient in digital circuit design
because digital circuits have two permissible voltage levels, low and
high. The binary digits 0 and 1 can be interpreted to correspond to
the two digital voltage levels.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
binary-coded decimal (BCD) — A notation that uses 4-bit binary
numbers to represent the 10 decimal digits and that retains the same
positional structure of a decimal number. For example,
234 (decimal) = 0010 0011 0100 (BCD)
bit — A binary digit. A bit has a value of either logic 0 or logic 1.
branch instruction — An instruction that causes the CPU to continue
processing at a memory location other than the next sequential
address.
break module — A module in the M68HC08 Family. The break module
allows software to halt program execution at a programmable point
to enter a background routine.
breakpoint — A number written into the break address registers of the
break module. When a number appears on the internal address bus
that is the same as the number in the break address registers, the
CPU executes the software interrupt instruction (SWI).
break interrupt — A software interrupt caused by the appearance on
the internal address bus of the same value that is written in the break
address registers.
bus — A set of wires that transfers logic signals.
bus clocks — There are two bus clocks, IT12 and IT23. These clocks
are generated by the CGM and distributed throughout the MCU by
the SIM. The frequency of the bus clocks, or operating frequency, is
fOP. While the frequency of these two clocks is the same, the phase
is different.
byte — A set of eight bits.
C — The carry/borrow bit in the condition code register. The CPU08 sets
the carry/borrow bit when an addition operation produces a carry out
of bit 7 of the accumulator or when a subtraction operation requires
a borrow. Some logical operations and data manipulation
instructions also clear or set the carry/borrow bit (as in bit test and
branch instructions and shifts and rotates).
CCR — See condition code register.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossary
central processor unit (CPU) — The primary functioning unit of any
computer system. The CPU controls the execution of instructions.
CGM — See clock generator module (CGM).
clear — To change a bit from logic 1 to logic 0; the opposite of set.
clock — A square wave signal used to synchronize events in a
computer.
clock generator module (CGM) — A module in the M68HC08 Family.
The CGM generates a base clock signal from which the system
clocks are derived. The CGM may include a crystal oscillator circuit
and/or phase-locked loop (PLL) circuit.
comparator — A device that compares the magnitude of two inputs. A
digital comparator defines the equality or relative differences
between two binary numbers.
computer operating properly module (COP) — A counter module in
the M68HC08 Family that resets the MCU if allowed to overflow.
condition code register (CCR) — An 8-bit register in the CPU08 that
contains the interrupt mask bit and five bits that indicate the results
of the instruction just executed.
control bit — One bit of a register manipulated by software to control
the operation of the module.
control unit — One of two major units of the CPU. The control unit
contains logic functions that synchronize the machine and direct
various operations. The control unit decodes instructions and
generates the internal control signals that perform the requested
operations. The outputs of the control unit drive the execution unit,
which contains the arithmetic logic unit (ALU), CPU registers, and
bus interface.
COP — See computer operating properly module (COP).
counter clock — The input clock to the TIM counter. This clock is an
output of the prescaler sub-module. The frequency of the counter
clock is fTCNT, and the period is tTCNT
.
CPU — See central processor unit (CPU).
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
CPU08 — The central processor unit of the M68HC08 Family.
CPU cycles — A CPU clock cycle is one period of the internal bus-rate
clock, fOP, normally derived by dividing a crystal oscillator source by
two or more so the high and low times will be equal. The length of
time required to execute an instruction is measured in CPU clock
cycles.
CPU registers — Memory locations that are wired directly into the CPU
logic instead of being part of the addressable memory map. The CPU
always has direct access to the information in these registers. The
CPU registers in an M68HC08 are:
• A, 8-bit accumulator
• H:X, 16-bit index register
• SP, 16-bit stack pointer
• PC, 16-bit program counter
• CCR, condition code register containing the V, H, I, N, Z, and C
bits
CSIC — customer-specified integrated circuit
cycle time — The period of the operating frequency: tCYC = 1/f .
OP
decimal number system — Base 10 numbering system that uses the
digits zero through nine.
direct memory access module (DMA) — A M68HC08 Family module
that can perform data transfers between any two CPU-addressable
locations without CPU intervention. For transmitting or receiving
blocks of data to or from peripherals, DMA transfers are faster and
more code-efficient than CPU interrupts.
DMA — See direct memory access module (DMA).
DMA service request — A signal from a peripheral to the DMA module
that enables the DMA module to transfer data.
duty cycle — A ratio of the amount of time the signal is on versus the
time it is off. Duty cycle is usually represented by a percentage.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossary
EEPROM — Electrically erasable, programmable, read-only memory. A
non-volatile type of memory that can be electrically reprogrammed.
EPROM — Erasable, programmable, read-only memory. A non-volatile
type of memory that can be erased by exposure to an ultraviolet light
source and then reprogrammed.
exception — An event such as an interrupt or a reset that stops the
sequential execution of the instructions in the main program.
external interrupt module (IRQ) — A module in the M68HC08 Family
with both dedicated external interrupt pins and port pins that can be
enabled as interrupt pins.
fetch — To copy data from a memory location into the accumulator.
firmware — Instructions and data programmed into non-volatile
memory.
free-running counter — A device that counts from zero to a
predetermined number, then rolls over to zero and begins counting
again.
full-duplex transmission — Communication on a channel in which
data can be sent and received simultaneously.
H — The upper byte of the 16-bit index register (H:X) in the CPU08.
H — The half-carry bit in the condition code register of the CPU08. This
bit indicates a carry from the low-order four bits of the accumulator
value to the high-order four bits. The half-carry bit is required for
binary-coded decimal arithmetic operations. The decimal adjust
accumulator (DAA) instruction uses the state of the H and C bits to
determine the appropriate correction factor.
hexadecimal — Base 16 numbering system that uses the digits 0
through 9 and the letters A through F.
high byte — The most significant eight bits of a word.
illegal address — An address not within the memory map.
illegal opcode — A non-existent opcode.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
I — The interrupt mask bit in the condition code register of the CPU08.
When I is set, all interrupts are disabled.
index register (H:X) — A 16-bit register in the CPU08. The upper byte
of H:X is called H. The lower byte is called X. In the indexed
addressing modes, the CPU uses the contents of H:X to determine
the effective address of the operand. H:X can also serve as a
temporary data storage location.
input/output (I/O) — Input/output interfaces between a computer
system and the external world. A CPU reads an input to sense the
level of an external signal and writes to an output to change the level
on an external signal.
instructions — Operations that a CPU can perform. Instructions are
expressed by programmers as assembly language mnemonics. A
CPU interprets an opcode and its associated operand(s) and
instruction.
interrupt — A temporary break in the sequential execution of a program
to respond to signals from peripheral devices by executing a
subroutine.
interrupt request — A signal from a peripheral to the CPU intended to
cause the CPU to execute a subroutine.
I/O — See input/output (I/0).
IRQ — See external interrupt module (IRQ).
jitter — Short-term signal instability.
latch — A circuit that retains the voltage level (logic 1 or logic 0) written
to it for as long as power is applied to the circuit.
latency — The time lag between instruction completion and data
movement.
least significant bit (LSB) — The rightmost digit of a binary number.
logic 1 — A voltage level approximately equal to the input power voltage
(VDD).
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossary
logic 0 — A voltage level approximately equal to the ground voltage
(VSS).
low byte — The least significant eight bits of a word.
low voltage inhibit module (LVI) — A module in the M68HC08 Family
that monitors power supply voltage.
LVI — See low-voltage inhibit module (LVI).
M68HC08 — A Motorola family of 8-bit MCUs.
mark/space — The logic 1/logic 0 convention used in formatting data in
serial communication.
mask — 1. A logic circuit that forces a bit or group of bits to a desired
state. 2. A photomask used in integrated circuit fabrication to transfer
an image onto silicon.
mask option — An optional microcontroller feature that the customer
chooses to enable or disable.
mask option register (MOR) — An EPROM location containing bits that
enable or disable certain MCU features.
MCU — Microcontroller unit. See microcontroller.
memory location — Each M68HC08 memory location holds one byte
of data and has a unique address. To store information in a memory
location, the CPU places the address of the location on the address
bus, the data information on the data bus, and asserts the write
signal. To read information from a memory location, the CPU places
the address of the location on the address bus and asserts the read
signal. In response to the read signal, the selected memory location
places its data onto the data bus.
memory map — A pictorial representation of all memory locations in a
computer system.
microcontroller — Microcontroller unit (MCU). A complete computer
system, including a CPU, memory, a clock oscillator, and
input/output (I/O) on a single integrated circuit.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
modulo counter — A counter that can be programmed to count to any
number from zero to its maximum possible modulus.
monitor ROM — A section of ROM that can execute commands from a
host computer for testing purposes.
MOR — See mask option register (MOR).
most significant bit (MSB) — The leftmost digit of a binary number.
multiplexer — A device that can select one of a number of inputs and
pass the logic level of that input on to the output.
N — The negative bit in the condition code register of the CPU08. The
CPU sets the negative bit when an arithmetic operation, logical
operation, or data manipulation produces a negative result.
nibble — A set of four bits (half of a byte).
object code — The output from an assembler or compiler that is itself
executable machine code or is suitable for processing to produce
executable machine code.
opcode — A binary code that instructs the CPU to perform an operation.
open-drain — An output that has no pullup transistor. An external pullup
device can be connected to the power supply to provide the logic 1
output voltage.
operand — Data on which an operation is performed. Usually, a
statement consists of an operator and an operand. For example, the
operator may be an add instruction, and the operand may be the
quantity to be added.
oscillator — A circuit that produces a constant frequency square wave
that is used by the computer as a timing and sequencing reference.
OTPROM — One-time programmable read-only memory. A non-volatile
type of memory that cannot be reprogrammed.
overflow — A quantity that is too large to be contained in one byte or
one word.
page zero — The first 256 bytes of memory (addresses $0000–$00FF).
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossary
parity — An error-checking scheme that counts the number of logic 1s
in each byte transmitted. In a system that uses odd parity, every byte
is expected to have an odd number of logic 1s. In an even parity
system, every byte should have an even number of logic 1s. In the
transmitter, a parity generator appends an extra bit to each byte to
make the number of logic 1s odd for odd parity or even for even
parity. A parity checker in the receiver counts the number of logic 1s
in each byte. The parity checker generates an error signal if it finds a
byte with an incorrect number of logic 1s.
PC — See program counter (PC).
peripheral — A circuit not under direct CPU control.
phase-locked loop (PLL) — An oscillator circuit in which the frequency
of the oscillator is synchronized to a reference signal.
PLL — See phase-locked loop (PLL).
pointer — Pointer register. An index register is sometimes called a
pointer register because its contents are used in the calculation of the
address of an operand and, therefore, points to the operand.
polarity — The two opposite logic levels, logic 1 and logic 0, which
correspond to two different voltage levels, VDD and VSS.
polling — Periodically reading a status bit to monitor the condition of a
peripheral device.
port — A set of wires for communicating with off-chip devices.
prescaler — A circuit that generates an output signal related to the input
signal by a fractional scale factor such as 1/2, 1/8, 1/10, etc.
program — A set of computer instructions that causes a computer to
perform a desired operation or operations.
program counter (PC) — A 16-bit register in the CPU08. The PC
register holds the address of the next instruction or operand that the
CPU will use.
pull — An instruction that copies into the accumulator the contents of a
stack RAM location. The stack RAM address is in the stack pointer.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
pullup — A transistor in the output of a logic gate that connects the
output to the logic 1 voltage of the power supply.
pulse-width — The amount of time a signal is on as opposed to being
in its off state.
pulse-width modulation (PWM) — Controlled variation (modulation) of
the pulse width of a signal with a constant frequency.
push — An instruction that copies the contents of the accumulator to the
stack RAM. The stack RAM address is in the stack pointer.
PWM period — The time required for one complete cycle of a PWM
waveform.
PMC — Pulse width modulated motor control module
RAM — Random access memory. All RAM locations can be read or
written by the CPU. The contents of a RAM memory location remain
valid until the CPU writes a different value or until power is turned off.
RC circuit — A circuit consisting of capacitors and resistors having a
defined time constant.
read — To copy the contents of a memory location to the accumulator.
register — A circuit that stores a group of bits.
reserved memory location — A memory location that is used only in
special factory test modes. Writing to a reserved location has no
effect. Reading a reserved location returns an unpredictable value.
reset — To force a device to a known condition.
ROM — Read-only memory. A type of memory that can be read but
cannot be changed (written). The contents of ROM must be specified
before manufacturing the MCU.
SCI — See serial communication interface module (SCI).
serial — Pertaining to sequential transmission over a single line.
serial communication interface module (SCI) — A module in the
M68HC08 Family that supports asynchronous communication.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossary
serial peripheral interface module (SPI) — A module in the M68HC08
Family that supports synchronous communicaton.
set — To change a bit from logic 0 to logic 1; opposite of clear.
shift register — A chain of circuits that can retain the logic levels (logic
1 or logic 0) written to them and that can shift the logic levels to the
right or left through adjacent circuits in the chain.
signed — A binary number notation that accommodates both positive
and negative numbers. The most significant bit is used to indicate
whether the number is positive or negative, normally logic 0 for
positive and logic 1 for negative. The other seven bits indicate the
magnitude of the number.
SIM — See system integration module (SIM).
software — Instructions and data that control the operation of a
microcontroller.
software interrupt (SWI) — An instruction that causes an interrupt and
its associated vector fetch.
SPI — See serial peripheral interface module (SPI).
stack — A portion of RAM reserved for storage of CPU register contents
and subroutine return addresses.
stack pointer (SP) — A 16-bit register in the CPU08 containing the
address of the next available storage location on the stack.
start bit — A bit that signals the beginning of an asynchronous serial
transmission.
status bit — A register bit that indicates the condition of a device.
stop bit — A bit that signals the end of an asynchronous serial
transmission.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
subroutine — A sequence of instructions to be used more than once in
the course of a program. The last instruction in a subroutine is a
return from subroutine (RTS) instruction. At each place in the main
program where the subroutine instructions are needed, a jump or
branch to subroutine (JSR or BSR) instruction is used to call the
subroutine. The CPU leaves the flow of the main program to execute
the instructions in the subroutine. When the RTS instruction is
executed, the CPU returns to the main program where it left off.
synchronous — Refers to logic circuits and operations that are
synchronized by a common reference signal.
system integration module (SIM) — One of a number of modules that
handle a variety of control functions in the modular M68HC08 Family.
The SIM controls mode of operation, resets and interrupts, and
system clock distribution.
TIM — See timer interface module (TIM).
timer interface module (TIM) — A module used to relate events in a
system to a point in time.
timer — A module used to relate events in a system to a point in time.
toggle — To change the state of an output from a logic 0 to a logic 1 or
from a logic 1 to a logic 0.
tracking mode — Mode of low-jitter PLL operation during which the PLL
is locked on a frequency. Also see acquisition mode.
two’s complement — A means of performing binary subtraction using
addition techniques. The most significant bit of a two’s complement
number indicates the sign of the number (1 indicates negative). The
two’s complement negative of a number is obtained by inverting each
bit in the number and then adding 1 to the result.
unbuffered — Utilizes only one register for data; new data overwrites
current data.
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossary
unimplemented memory location — A memory location that is not
used. Writing to an unimplemented location has no effect. Reading
an unimplemented location returns an unpredictable value.
Executing an opcode at an unimplemented location causes an illegal
address reset.
V — The overflow bit in the condition code register of the CPU08. The
CPU08 sets the V bit when a two's complement overflow occurs. The
signed branch instructions BGT, BGE, BLE, and BLT use the
overflow bit.
variable — A value that changes during the course of program
execution.
VCO — See voltage-controlled oscillator.
vector — A memory location that contains the address of the beginning
of a subroutine written to service an interrupt or reset.
voltage-controlled oscillator (VCO) — A circuit that produces an
oscillating output signal of a frequency that is controlled by a dc
voltage applied to a control input.
waveform — A graphical representation in which the amplitude of a
wave is plotted against time.
wired-OR — Connection of circuit outputs so that if any output is high,
the connection point is high.
word — A set of two bytes (16 bits).
write — The transfer of a byte of data from the CPU to a memory
location.
X — The lower byte of the index register (H:X) in the CPU08.
Z — The zero bit in the condition code register of the CPU08. The
CPU08 sets the zero bit when an arithmetic operation, logical
operation, or data manipulation produces a result of $00.
MC68HC908MR24 — Rev. 1.0
General Release Specification
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Glossa ry
General Release Specification
MC68HC908MR24 — Rev. 1.0
Glossary
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
Home Page:
www.freescale.com
email:
support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
RoHS-compliant and/or Pb- free versions of Freescale products have the functionality
and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free
counterparts. For further information, see http://www.freescale.com or contact your
Freescale sales representative.
For information on Freescale.s Environmental Products program, go to
http://www.freescale.com/epp.
480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of
any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters which may be
provided in Freescale Semiconductor data sheets and/or specifications can and do
vary in different applications and actual performance may vary over time. All operating
parameters, including “Typicals” must be validated for each customer application by
customer’s technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com
Semiconductor was negligent regarding the design or manufacture of the part.
HC908MR24GRS/D
For More Information On This Product,
Go to: www.freescale.com
相关型号:
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC68HC908_456090_files/MC68HC908_456090_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC68HC908_456090_files/MC68HC908_456090_2.jpg)
MC68HC908MR32CB
Microcontroller, 8-Bit, FLASH, 68HC08 CPU, 8MHz, HCMOS, PDIP56, SHRINK, DIP-56
MOTOROLA
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC68HC908_456090_files/MC68HC908_456090_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC68HC908_456090_files/MC68HC908_456090_2.jpg)
MC68HC908MR32CFU
Microcontroller, 8-Bit, FLASH, 68HC08 CPU, 8MHz, HCMOS, PQFP64, 20 X 20, QFP-64
MOTOROLA
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC68HC908_456090_files/MC68HC908_456090_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC68HC908_456090_files/MC68HC908_456090_2.jpg)
MC68HC908MR32VFU
Microcontroller, 8-Bit, FLASH, 68HC08 CPU, 8MHz, HCMOS, PQFP64, 20 X 20, QFP-64
MOTOROLA
©2020 ICPDF网 联系我们和版权申明