PCF8576CU/12E/2,00 [NXP]
PCF8576C - Universal LCD driver for low multiplex rates DIE 56-Pin;型号: | PCF8576CU/12E/2,00 |
厂家: | NXP |
描述: | PCF8576C - Universal LCD driver for low multiplex rates DIE 56-Pin PC CD |
文件: | 总62页 (文件大小:532K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
PCF8576C
Universal LCD driver for low multiplex rates
Rev. 13 — 16 December 2013
Product data sheet
1. General description
The PCF8576C is a peripheral device which interfaces to almost any Liquid Crystal
Display (LCD)1 with low multiplex rates. It generates the drive signals for any static or
multiplexed LCD containing up to four backplanes and up to 40 segments and can easily
be cascaded for larger LCD applications. The PCF8576C is compatible with most
microcontrollers and communicates via the two-line bidirectional I2C-bus. Communication
overheads are minimized by a display RAM with auto-incremented addressing and by
hardware subaddressing.
For a selection of NXP LCD segment drivers, see Table 24 on page 52.
2. Features and benefits
Single-chip LCD controller and driver
40 segment drives:
Up to twenty 7-segment alphanumeric characters
Up to ten 14-segment alphanumeric characters
Any graphics of up to 160 elements
Versatile blinking modes
No external components required (even in multiple device applications)
Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing
Selectable display bias configuration: static, 1⁄2, or 1⁄3
Internal LCD bias generation with voltage-follower buffers
40 4-bit RAM for display data storage
Auto-incremented display data loading across device subaddress boundaries
Display memory bank switching in static and duplex drive modes
Wide logic LCD supply range:
From 2 V for low-threshold LCDs
Up to 6 V for high-threshold twisted nematic LCDs
Low power consumption
May be cascaded for large LCD applications (up to 2560 elements possible)
No external components required
Separate or combined LCD and logic supplies
Optimized pinning for plane wiring in both single and multiple PCF8576C applications
Power-saving mode for extremely low power consumption in battery-operated and
telephone applications
1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 20.
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
3. Ordering information
Table 1.
Ordering information
Type number
Package
Name
Description
Version
PCF8576CHL/1
LQFP64
plastic low profile quad flat package;
SOT314-2
64 leads; body 10 10 1.4 mm
PCF8576CT/1
VSO56
bare die
bare die
plastic very small outline package, 56 leads
bare die; 56 bumps; 3.2 2.92 0.40 mm
SOT190-1
PCF8576CU/2/F2
PCF8576CU/F1
PCF8576CU/2
PCF8576CU
wire bond die; 56 bonding pads; 3.2 2.92 0.38 mm
3.1 Ordering options
Table 2.
Ordering options
Product type number
Sales item (12NC)
Orderable part
number
IC
revision
Delivery form
PCF8576CHL/1
935290305118
935290305157
935278818518
935261851026
935208600026
PCF8576CHL/1,118
PCF8576CHL/1,157
PCF8576CT/1,518
PCF8576CU/2/F2,026
PCF8576CU/F1,026
1
1
1
1
1
tape and reel, 13 inch
tray pack
PCF8576CT/1
tape and reel, 13 inch, dry pack
chips in tray
PCF8576CU/2/F2
PCF8576CU/F1
chips in tray
4. Marking
Table 3.
Marking codes
Product type number
PCF8576CHL/1
PCF8576CT/1
Marking code
PCF8576CHL
PCF8576CT
PC8576C-2
PC8576C-1
PCF8576CU/2/F2
PCF8576CU/F1
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
2 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
5. Block diagram
%3ꢂ %3ꢀ %3ꢃ %3ꢄ
6ꢂꢆWRꢆ6ꢄꢇ
ꢅꢂ
9
''
%$&.3/$1(
2873876
',63/$<ꢆ6(*0(17ꢆ2873876
',63/$<ꢆ/$7&+
/&'
92/7$*(
6(/(&725
/&'ꢆ%,$6
*(1(5$725
6+,)7ꢆ5(*,67(5
9
/&'
3&)ꢀꢁꢂꢃ&
&/.
,1387
%$1.
6(/(&725
',63/$<
5$0
ꢅꢂꢆîꢆꢅꢆ%,76
287387
%$1.
6(/(&725
7,0,1*
%/,1.(5
6<1&
',63/$<
&21752//(5
26&
26&,//$725
32:(5ꢁ
21
5(6(7
'$7$
32,17(5
&200$1'
'(&2'(5
9
66
68%ꢁ
$''5(66
&2817(5
6&/
6'$
ꢀ
,1387
),/7(56
, &ꢁ%86
&21752//(5
6$ꢂ
$ꢂ $ꢃ $ꢀ
ꢀꢁꢂDDDꢀꢃꢄ
Fig 1. Block diagram of PCF8576C
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
3 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
6. Pinning information
6.1 Pinning
ꢃ
ꢀ
ꢅꢌ
ꢅꢉ
ꢅꢋ
ꢅꢊ
ꢅꢅ
ꢅꢄ
ꢅꢀ
ꢅꢃ
ꢅꢂ
ꢄꢇ
ꢄꢌ
ꢄꢉ
ꢄꢋ
ꢄꢊ
ꢄꢅ
ꢄꢄ
QꢈFꢈ
6ꢄꢅ
6ꢄꢊ
6ꢄꢋ
6ꢄꢉ
6ꢄꢌ
6ꢄꢇ
QꢈFꢈ
QꢈFꢈ
6ꢃꢉ
6ꢃꢋ
6ꢃꢊ
6ꢃꢅ
6ꢃꢄ
6ꢃꢀ
6ꢃꢃ
6ꢃꢂ
6ꢇ
ꢄ
ꢅ
ꢊ
ꢋ
ꢉ
ꢌ
3&)ꢀꢁꢂꢃ&+/
ꢇ
QꢈFꢈ
ꢃꢂ
ꢃꢃ
ꢃꢀ
ꢃꢄ
ꢃꢅ
ꢃꢊ
ꢃꢋ
6'$
6&/
6ꢌ
6<1&
&/.ꢆ
6ꢉ
6ꢋ
9
6ꢊ
''
26&
$ꢂ
6ꢅ
QꢈFꢈ
ꢀꢁꢂDDDꢅꢆꢅ
Top view. For mechanical details, see Figure 33.
Fig 2. Pin configuration for LQFP64 (PCF8576CHL/1)
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
4 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
ꢃ
ꢊꢋ
ꢊꢊ
ꢊꢅ
ꢊꢄ
ꢊꢀ
ꢊꢃ
ꢊꢂ
ꢅꢇ
ꢅꢌ
ꢅꢉ
ꢅꢋ
ꢅꢊ
ꢅꢅ
ꢅꢄ
ꢅꢀ
ꢅꢃ
ꢅꢂ
ꢄꢇ
ꢄꢌ
ꢄꢉ
ꢄꢋ
ꢄꢊ
ꢄꢅ
ꢄꢄ
ꢄꢀ
ꢄꢃ
ꢄꢂ
ꢀꢇ
6'$
6&/
6ꢄꢇ
6ꢄꢌ
6ꢄꢉ
6ꢄꢋ
6ꢄꢊ
6ꢄꢅ
6ꢄꢄ
6ꢄꢀ
6ꢄꢃ
6ꢄꢂ
6ꢀꢇ
6ꢀꢌ
6ꢀꢉ
6ꢀꢋ
6ꢀꢊ
6ꢀꢅ
6ꢀꢄ
6ꢀꢀ
6ꢀꢃ
6ꢀꢂ
6ꢃꢇ
6ꢃꢌ
6ꢃꢉ
6ꢃꢋ
6ꢃꢊ
6ꢃꢅ
6ꢃꢄ
6ꢃꢀ
ꢀ
ꢄ
6<1&
&/.
ꢅ
ꢊ
9
''
ꢋ
26&
$ꢂ
ꢉ
ꢌ
$ꢃ
ꢇ
$ꢀ
ꢃꢂ
ꢃꢃ
ꢃꢀ
ꢃꢄ
ꢃꢅ
ꢃꢊ
ꢃꢋ
ꢃꢉ
ꢃꢌ
ꢃꢇ
ꢀꢂ
ꢀꢃ
ꢀꢀ
ꢀꢄ
ꢀꢅ
ꢀꢊ
ꢀꢋ
ꢀꢉ
ꢀꢌ
6$ꢂ
9
66
9
/&'
%3ꢂ
%3ꢀ
%3ꢃ
%3ꢄ
6ꢂ
3&)ꢀꢁꢂꢃ&7
6ꢃ
6ꢀ
6ꢄ
6ꢅ
6ꢊ
6ꢋ
6ꢉ
6ꢌ
6ꢇ
6ꢃꢂ
6ꢃꢃ
ꢀꢀꢁDDJꢅꢄꢀ
Top view. For mechanical details, see Figure 34.
Fig 3. Pin configuration for VSO56 (PCF8576CT/1)
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
5 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
ꢄꢅ ꢄꢄ ꢄꢀ ꢄꢃ ꢄꢂ ꢀꢇ ꢀꢌ ꢀꢉ ꢀꢋ ꢀꢊ ꢀꢅ ꢀꢄ ꢀꢀ ꢀꢃ
6ꢃꢌ ꢄꢊ
6ꢃꢇ ꢄꢋ
6ꢀꢂ ꢄꢉ
6ꢀꢃ ꢄꢌ
6ꢀꢀ ꢄꢇ
6ꢀꢄ ꢅꢂ
6ꢀꢅ ꢅꢃ
6ꢀꢊ ꢅꢀ
6ꢀꢋ ꢅꢄ
6ꢀꢉ ꢅꢅ
6ꢀꢌ ꢅꢊ
6ꢀꢇ ꢅꢋ
6ꢄꢂ ꢅꢉ
6ꢄꢃ ꢅꢌ
6ꢄꢀ ꢅꢇ
6ꢄꢄ ꢊꢂ
ꢀꢂ 6ꢄ
ꢃꢇ 6ꢀ
ꢃꢌ 6ꢃ
ꢃꢉ 6ꢂ
ꢃꢋ %3ꢄ
ꢃꢊ %3ꢃ
ꢃꢅ %3ꢀ
ꢃꢄ %3ꢂ
3&)ꢀꢁꢂꢃ&8ꢄ
9
9
ꢃꢀ
ꢃꢃ
/&'
66
ꢃꢂ 6$ꢂ
ꢇ
ꢌ
$ꢀ
$ꢃ
ꢊꢃ ꢊꢀ ꢊꢄ ꢊꢅ ꢊꢊ ꢊꢋ
ꢃ
ꢀ
ꢄ
ꢅ
ꢊ
ꢋ
ꢉ
ꢀꢁꢂDDDꢀꢃꢇ
Viewed from pin side. For mechanical details, see Figure 36 and Figure 35.
Fig 4. Pin locations of PCF8576CU/F1 and PCF8576CU/2/F2
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
6 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
6.2 Pin description
Table 4.
Pin description
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol
Pin
Description
LQFP64
VSO56
PCF8576CU
Type
(PCF8576CHL)
(PCF8576CT)
SDA
SCL
10
11
12
1
2
3
1
2
3
input/output
input
I2C-bus serial data input and output
I2C-bus serial clock input
SYNC
input/output
cascade synchronization input and
output
CLK
13
4
4
5[1]
input/output
supply
input
external clock input/output
supply voltage
VDD
14
5
OSC
A0 to A2
SA0
15
6
6
internal oscillator enable input
16 to 18
19
7 to 9
10
7 to 9
10
input
subaddress inputs
input
I2C-bus address input; bit 0
ground supply voltage
LCD supply voltage
VSS
20
11
11
supply
supply
output
VLCD
21
12
12
BP0, BP2,
BP1, BP3
25 to 28
13 to 16
13 to 16
LCD backplane outputs
S0 to S39
2 to 7, 29 to 32,
34 to 47, 49 to 64
17 to 56
-
17 to 56
-
output
-
LCD segment outputs
n.c.
1, 8, 9, 22 to 24,
33, 48
not connected; do not connect and
do not use as feed through
[1] The substrate (rear side of the die) is connected to VDD and should be electrically isolated.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
7 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7. Functional description
The PCF8576C is a versatile peripheral device designed to interface between any
microcontroller to a wide variety of LCD segment or dot matrix displays (see Figure 5). It
can directly drive any static or multiplexed LCD containing up to four backplanes and up to
40 segments.
GRWꢆPDWUL[
ꢉꢁVHJPHQWꢆZLWKꢆGRW
ꢃꢅꢁVHJPHQWꢆZLWKꢆGRWꢆDQGꢆDFFHQW
ꢀꢁꢂDDDꢂꢁꢅ
Fig 5. Example of displays suitable for PCF8576C
The possible display configurations of the PCF8576C depend on the number of active
backplane outputs required. A selection of display configurations is shown in Table 5. All
of these configurations can be implemented in the typical system shown in Figure 6.
Table 5.
Selection of possible display configurations
Number of
Backplanes
Icons
Digits/Characters
Dot matrix/
Elements
7-segment
14-segment
4
3
2
1
160
120
80
20
15
10
5
10
7
160 dots (4 40)
120 dots (3 40)
80 dots (2 40)
40 dots (1 40)
5
40
2
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
8 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
9
''
W
U
5
ꢀ&
%
9
9
''
/&'
6'$
+267
ꢅꢂꢆVHJPHQWꢆGULYHV
ꢅꢆEDFNSODQHV
/&'ꢆ3$1(/
0,&52ꢁ
6&/
3&)ꢀꢁꢂꢃ&
352&(6625ꢍ
0,&52ꢁ
&21752//(5
ꢎXSꢆWRꢆꢃꢋꢂ
HOHPHQWVꢏ
26&
ꢀꢁꢂDDDꢀꢃꢈ
$ꢂ $ꢃ $ꢀ 6$ꢂ
9
66
9
66
Fig 6. Typical system configuration
The host microprocessor or microcontroller maintains the 2-line I2C-bus communication
channel with the PCF8576C.
Biasing voltages for the multiplexed LCD waveforms are generated internally, removing
the need for an external bias generator. The internal oscillator is selected by connecting
pin OSC to VSS. The only other connections required to complete the system are the
power supplies (pins VDD, VSS, and VLCD) and the LCD panel selected for the application.
7.1 Power-On-Reset (POR)
At power-on the PCF8576C resets to the following starting conditions:
• All backplane and segment outputs are set to VDD
• The selected drive mode is 1:4 multiplex with 1⁄3 bias
• Blinking is switched off
• Input and output bank selectors are reset
• The I2C-bus interface is initialized
• The data pointer and the subaddress counter are cleared
Remark: Do not transfer data on the I2C-bus for at least 1 ms after a power-on to allow
the reset action to complete.
7.2 LCD bias generator
The full-scale LCD voltage (Voper) is obtained from VDD VLCD. The LCD voltage may be
temperature compensated externally through the VLCD supply to pin VLCD
.
Fractional LCD biasing voltages are obtained from an internal voltage divider comprising
three series resistors connected between VDD and VLCD. The center resistor can be
switched out of the circuit to provide a 1⁄2 bias voltage level for the 1:2 multiplex
configuration.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
9 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.3 LCD voltage selector
The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the
selected LCD drive configuration. The operation of the voltage selector is controlled by the
mode-set command from the command decoder. The biasing configurations that apply to
the preferred modes of operation, together with the biasing characteristics as functions of
V
LCD and the resulting discrimination ratios (D) are given in Table 6.
Discrimination is a term which is defined as the ratio of the on and off RMS voltage across
a segment. It can be thought of as a measurement of contrast.
Table 6.
Biasing characteristics
Number of:
LCD drive
mode
LCD bias
configuration
VoffRMS VonRMS
------------------------ ----------------------- D = ------------------------
VLCD VLCD VoffRMS
VonRMS
Backplanes Levels
static
1
2
2
3
4
2
3
4
4
4
static
0
1
1
⁄
1:2 multiplex
1:2 multiplex
1:3 multiplex
1:4 multiplex
0.354
0.333
0.333
0.333
0.791
0.745
0.638
0.577
2.236
2.236
1.915
1.732
2
1
⁄
3
1
⁄
3
1
⁄
3
A practical value for VLCD is determined by equating Voff(RMS) with a defined LCD
threshold voltage (Vth), typically when the LCD exhibits approximately 10 % contrast. In
the static drive mode, a suitable choice is VLCD > 3Vth.
Multiplex drive modes of 1:3 and 1:4 with 1⁄2 bias are possible but the discrimination and
hence the contrast ratios are smaller.
1
Bias is calculated by ------------ , where the values for a are
1 + a
a = 1 for 1⁄2 bias
a = 2 for 1⁄3 bias
The RMS on-state voltage (Von(RMS)) for the LCD is calculated with Equation 1:
a2 + 2a + n
n 1 + a2
VonRMS
=
-----------------------------
(1)
V
LCD
where the values for n are
n = 1 for static drive mode
n = 2 for 1:2 multiplex drive mode
n = 3 for 1:3 multiplex drive mode
n = 4 for 1:4 multiplex drive mode
The RMS off-state voltage (Voff(RMS)) for the LCD is calculated with Equation 2:
a2 – 2a + n
n 1 + a2
VoffRMS
=
-----------------------------
(2)
V
LCD
Discrimination is the ratio of Von(RMS) to Voff(RMS) and is determined from Equation 3:
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
10 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
a + 12 + n – 1
VonRMS
----------------------
VoffRMS
D =
=
-------------------------------------------
(3)
a – 12 + n – 1
Using Equation 3, the discrimination for an LCD drive mode of 1:3 multiplex with
1⁄2 bias is 3 = 1.732 and the discrimination for an LCD drive mode of 1:4 multiplex with
21
1⁄2 bias is ---------- = 1.528 .
3
The advantage of these LCD drive modes is a reduction of the LCD full scale voltage VLCD
as follows:
• 1:3 multiplex (1⁄2 bias): VLCD
• 1:4 multiplex (1⁄2 bias): VLCD
=
=
6 VoffRMS = 2.449VoffRMS
4 3
---------------------
= 2.309VoffRMS
3
These compare with VLCD = 3VoffRMS when 1⁄3 bias is used.
LCD is sometimes referred as the LCD operating voltage.
V
7.3.1 Electro-optical performance
Suitable values for Von(RMS) and Voff(RMS) are dependent on the LCD liquid used. The
RMS voltage, at which a pixel will be switched on or off, determine the transmissibility of
the pixel.
For any given liquid, there are two threshold values defined. One point is at 10 % relative
transmission (at Vth(off)) and the other at 90 % relative transmission (at Vth(on)), see
Figure 7. For a good contrast performance, the following rules should be followed:
V
V
onRMS Vthon
offRMS Vthoff
(4)
(5)
V
on(RMS) and Voff(RMS) are properties of the display driver and are affected by the selection
of a (see Equation 1), n (see Equation 3), and the VLCD voltage.
Vth(off) and Vth(on) are properties of the LCD liquid and can be provided by the module
manufacturer. Vth(off) is sometimes named Vth. Vth(on) is sometimes named saturation
voltage Vsat
.
It is important to match the module properties to those of the driver in order to achieve
optimum performance.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
11 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
ꢃꢂꢂꢆꢐ
ꢇꢂꢆꢐ
ꢃꢂꢆꢐ
9
ꢆ>9@
506
9
9
WKꢎRQꢏ
WKꢎRIIꢏ
2))
6(*0(17
*5(<
6(*0(17
21
6(*0(17
ꢀꢁꢂDDDꢄꢃꢄ
Fig 7. Electro-optical characteristic: relative transmission curve of the liquid
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
12 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.4 LCD drive mode waveforms
7.4.1 Static drive mode
The static LCD drive mode is used when a single backplane is provided in the LCD.
Backplane and segment drive waveforms for this mode are shown in Figure 8.
7
IU
/&'ꢆVHJPHQWV
9
/&'
%3ꢂ
6Q
9
66
VWDWHꢆꢃꢆ
ꢎRQꢏ
VWDWHꢆꢀꢆ
ꢎRIIꢏ
9
/&'
9
66
9
/&'
6Qꢑꢃ
9
66
ꢎDꢏꢆ:DYHIRUPVꢆDWꢆGULYHUꢈ
9
/&'
ꢂꢆ9
VWDWHꢆꢃ
VWDWHꢆꢀ
ꢁ 9
/&'
9
/&'
ꢂꢆ9
ꢁ 9
/&'
ꢎEꢏꢆ5HVXOWDQWꢆZDYHIRUPVꢆ
DWꢆ/&'ꢆVHJPHQWꢈ
PJOꢆꢄꢉ
Vstate1(t) = VSn(t) VBP0(t).
Von(RMS) = VLCD
state2(t) = VSn+1(t) VBP0(t).
Voff(RMS) = 0 V.
.
V
Fig 8. Static drive mode waveforms
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
13 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.4.2 1:2 Multiplex drive mode
When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The
PCF8576C allows the use of 1⁄2 bias or 1⁄3 bias (see Figure 9 and Figure 10).
7
IU
9
/&'
/&'ꢆVHJPHQWV
9
9
ꢍꢆꢀ
ꢍꢆꢀ
%3ꢂ
%3ꢃ
6Q
/&'ꢆ
66
VWDWHꢆꢃ
9
/&'
VWDWHꢆꢀ
9
9
/&'ꢆ
66
9
/&'
9
9
66
/&'
6Qꢑꢃ
9
66
ꢎDꢏꢆ:DYHIRUPVꢆDWꢆGULYHUꢈ
9
9
/&'
ꢍꢆꢀ
/&'ꢆ
ꢂꢆ9
ꢁ 9
VWDWHꢆꢃ
ꢍꢆꢀ
/&'ꢆ
ꢁ 9
/&'
9
9
/&'
ꢍꢆꢀ
/&'ꢆ
ꢂꢆ9
VWDWHꢆꢀ
ꢁ 9
ꢍꢆꢀ
/&'ꢆ
/&'
ꢁ 9
ꢎEꢏꢆ5HVXOWDQWꢆZDYHIRUPVꢆ
DWꢆ/&'ꢆVHJPHQWꢈ
PJOꢆꢄꢇ
Vstate1(t) = VSn(t) VBP0(t).
Von(RMS) = 0.791VLCD
Vstate2(t) = VSn(t) VBP1(t).
off(RMS) = 0.354VLCD
.
V
Fig 9. Waveforms for the 1:2 multiplex drive mode with 1⁄2 bias
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
14 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7
IU
9
ꢀ9
/&'
/&'ꢆVHJPHQWV
ꢍꢆꢄ
/&'ꢆ
%3ꢂ
%3ꢃ
6Q
9
9
ꢍꢆꢄ
/&'ꢆ
66
VWDWHꢆꢃ
9
ꢀ9
9
9
/&'
VWDWHꢆꢀ
ꢍꢆꢄ
/&'ꢆ
ꢍꢆꢄ
/&'ꢆ
66
9
ꢀ9
9
9
/&'
ꢍꢆꢄ
/&'ꢆ
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
6Qꢑꢃ
9
9
/&'ꢆ
66
ꢎDꢏꢆ:DYHIRUPVꢆDWꢆGULYHUꢈ
9
/&'
ꢀ9
ꢍꢆꢄ
/&'ꢆ
9
ꢍꢆꢄ
/&'ꢆ
VWDWHꢆꢃ
VWDWHꢆꢀ
ꢂꢆ9
ꢁ 9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
ꢁ ꢀ9
/&'ꢆ
ꢁ 9
/&'
9
/&'
ꢀ9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
9
/&'ꢆ
ꢂꢆ9
ꢁ 9
ꢍꢆꢄ
/&'ꢆ
ꢁ ꢀ9
ꢍꢆꢄ
/&'ꢆ
ꢁ 9
/&'
ꢎEꢏꢆ5HVXOWDQWꢆZDYHIRUPVꢆ
DWꢆ/&'ꢆVHJPHQWꢈ
PJOꢆꢄꢆ
Vstate1(t) = VSn(t) VBP0(t).
Von(RMS) = 0.745VLCD
Vstate2(t) = VSn(t) VBP1(t)
Voff(RMS) = 0.333VLCD.
Fig 10. Waveforms for the 1:2 multiplex drive mode with 1⁄3 bias
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
15 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.4.3 1:3 Multiplex drive mode
When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies as
shown in Figure 11.
7
IU
9
ꢀ9
/&'
/&'ꢆVHJPHQWV
ꢍꢆꢄ
/&'ꢆ
%3ꢂ
%3ꢃ
%3ꢀ
6Q
9
9
ꢍꢆꢄ
/&'ꢆ
66
VWDWHꢆꢃ
VWDWHꢆꢀ
9
ꢀ9
9
9
/&'
ꢍꢆꢄ
/&'ꢆ
ꢍꢆꢄ
/&'ꢆ
66
9
ꢀ9
9
9
/&'
ꢍꢆꢄ
/&'ꢆ
ꢍꢆꢄ
/&'ꢆ
66
9
ꢀ9
9
9
/&'
ꢍꢆꢄ
/&'ꢆ
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
6Qꢑꢃ
9
9
/&'ꢆ
66
9
/&'
ꢀ9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
6Qꢑꢀ
9
9
/&'ꢆ
66
ꢎDꢏꢆ:DYHIRUPVꢆDWꢆGULYHUꢈ
9
/&'
ꢀ9
ꢍꢆꢄ
/&'ꢆ
9
ꢍꢆꢄ
/&'ꢆ
VWDWHꢆꢃ
ꢂꢆ9
ꢁ 9
ꢍꢆꢄ
/&'ꢆ
ꢁ ꢀ9
/&'
ꢍꢆꢄ
/&'ꢆ
ꢁ 9
9
/&'
ꢀ9
ꢍꢆꢄ
/&'ꢆ
9
ꢍꢆꢄ
/&'ꢆ
VWDWHꢆꢀ
ꢂꢆ9
ꢁ 9
ꢍꢆꢄ
/&'ꢆ
ꢁ ꢀ9
ꢍꢆꢄ
/&'ꢆ
ꢁ 9
/&'
ꢎEꢏꢆ5HVXOWDQWꢆZDYHIRUPVꢆ
DWꢆ/&'ꢆVHJPHQWꢈ
PJOꢆꢄꢈ
Vstate1(t) = VSn(t) VBP0(t).
Von(RMS) = 0.638VLCD
Vstate2(t) = VSn(t) VBP1(t).
off(RMS) = 0.333VLCD.
.
V
Fig 11. Waveforms for the 1:3 multiplex drive mode with 1⁄3 bias
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
16 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.4.4 1:4 multiplex drive mode
When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as
shown in Figure 12.
7
IU
9
/&'ꢆVHJPHQWV
/&'
ꢀ9
ꢍꢆꢄ
/&'ꢆ
ꢍꢆꢄ
%3ꢂ
%3ꢃ
%3ꢀ
9
9
/&'ꢆ
66
VWDWHꢆꢃ
VWDWHꢆꢀ
9
/&'
ꢀ9
/&'ꢆ
9
9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
/&'ꢆ
9
9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
%3ꢄ
6Q
9
9
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
9
9
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
6Qꢑꢃ
9
9
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
6Qꢑꢀ
6Qꢑꢄ
9
9
ꢍꢆꢄ
/&'ꢆ
66
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
9
9
ꢍꢆꢄ
/&'ꢆ
66
ꢎDꢏꢆ:DYHIRUPVꢆDWꢆGULYHUꢈ
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
9
ꢍꢆꢄ
/&'ꢆ
VWDWHꢆꢃ
VWDWHꢆꢀ
ꢂꢆ9
ꢁ 9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
ꢁ ꢀ9
/&'ꢆ
/&'
ꢁ 9
9
/&'
ꢀ9
/&'ꢆ
ꢍꢆꢄ
9
ꢍꢆꢄ
/&'ꢆ
ꢂꢆ9
ꢁ 9
ꢍꢆꢄ
ꢍꢆꢄ
/&'ꢆ
ꢁ ꢀ9
/&'ꢆ
ꢁ 9
/&'
ꢎEꢏꢆ5HVXOWDQWꢆZDYHIRUPVꢆ
DWꢆ/&'ꢆVHJPHQWꢈ
PJOꢆꢄꢃ
Vstate1(t) = VSn(t) VBP0(t).
Von(RMS) = 0.577VLCD
Vstate2(t) = VSn(t) VBP1(t).
off(RMS) = 0.333VLCD.
.
V
Fig 12. Waveforms for the 1:4 multiplex mode with 1⁄3 bias
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
17 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.5 Oscillator
The internal logic and the LCD drive signals of the PCF8576C are timed by the frequency
fclk, which equals either the built-in oscillator frequency fosc or the external clock frequency
fclk(ext)
.
The clock frequency (fclk) determines the LCD frame frequency (ffr) and the maximum rate
for data reception from the I2C-bus. To allow I2C-bus transmissions at their maximum data
rate of 100 kHz, fclk should be chosen to be above 125 kHz.
7.5.1 Internal clock
The internal oscillator is enabled by connecting pin OSC to pin VSS. In this case, the
output from pin CLK is the clock signal for any cascaded PCF8576C in the system.
7.5.2 External clock
Connecting pin OSC to VDD enables an external clock source. Pin CLK then becomes the
external clock input.
Remark: A clock signal must always be supplied to the device. Removing the clock,
freezes the LCD in a DC state, which is not suitable for the liquid crystal.
7.6 Timing
The timing of the PCF8576C sequences the internal data flow of the device. This includes
the transfer of display data from the display RAM to the display segment outputs. In
cascaded applications, the synchronization signal (SYNC) maintains the correct timing
relationship between the PCF8576Cs in the system. The timing also generates the LCD
frame frequency which is derived as an integer division of the clock frequency (see
Table 7). The frame frequency is set by the mode-set command (see Table 10) when an
internal clock is used or by the frequency applied to the pin CLK when an external clock is
used.
Table 7.
LCD frame frequencies [1]
Power mode
Frame frequency
Nominal frame frequency (Hz)
Normal-power mode
69 [2]
fclk
------------
ffr
=
=
2880
Power-saving mode
65 [3]
fclk
---------
480
ffr
[1] The possible values for fclk see Table 17.
[2] For fclk = 200 kHz.
[3] For fclk = 31 kHz.
The ratio between the clock frequency and the LCD frame frequency depends on the
power mode in which the device is operating. In the power-saving mode, the reduction
ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six.
The reduced clock frequency results in a significant reduction in power consumption.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
18 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
The lower clock frequency has the disadvantage of increasing the response time when
large amounts of display data are transmitted on the I2C-bus. When a device is unable to
process a display data byte before the next one arrives, it holds the SCL line LOW until
the first display data byte is stored. This slows down the transmission rate of the I2C-bus
but no data loss occurs.
7.7 Display register
The display register holds the display data while the corresponding multiplex signals are
generated.
7.8 Shift register
The shift register transfers display information from the display RAM to the display register
while previous data is displayed.
7.9 Segment outputs
The LCD drive section includes 40 segment outputs, S0 to S39, which must be connected
directly to the LCD. The segment output signals are generated based on the multiplexed
backplane signals and with data residing in the display register. When less than
40 segment outputs are required, the unused segment outputs should be left open-circuit.
7.10 Backplane outputs
The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane
output signals are generated based on the selected LCD drive mode.
• In 1:4 multiplex drive mode: BP0 to BP3 must be connected directly to the LCD.
If less than four backplane outputs are required, the unused outputs can be left as an
open-circuit.
• In 1:3 multiplex drive mode: BP3 carries the same signal as BP1, therefore these two
adjacent outputs can be tied together to give enhanced drive capabilities.
• In 1:2 multiplex drive mode: BP0 and BP2, BP1 and BP3 respectively carry the same
signals and can also be paired to increase the drive capabilities.
• In static drive mode: the same signal is carried by all four backplane outputs and they
can be connected in parallel for very high drive requirements.
7.11 Display RAM
The display RAM is a static 40 4-bit RAM which stores LCD data.
There is a one-to-one correspondence between
• the bits in the RAM bitmap and the LCD elements
• the RAM columns and the segment outputs
• the RAM rows and the backplane outputs.
A logic 1 in the RAM bitmap indicates the on-state of the corresponding LCD element;
similarly, a logic 0 indicates the off-state.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
19 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
The display RAM bit map Figure 13 shows the rows 0 to 3 which correspond with the
backplane outputs BP0 to BP3, and the columns 0 to 39 which correspond with the
segment outputs S0 to S39. In multiplexed LCD applications the segment data of the first,
second, third and fourth row of the display RAM are time-multiplexed with BP0, BP1, BP2,
and BP3 respectively.
GLVSOD\ꢆ5$0ꢆDGGUHVVHVꢆꢎFROXPQVꢏꢍVHJPHQWꢆRXWSXWVꢆꢎ6ꢏ
ꢂ
ꢃ
ꢀ
ꢄ
ꢅ
ꢄꢊ ꢄꢋ ꢄꢉ ꢄꢌ ꢄꢇ
ꢂ
ꢃ
ꢀ
ꢄ
GLVSOD\ꢆ5$0ꢆELWVꢆ
ꢎURZVꢏꢍꢆ
EDFNSODQHꢆRXWSXWVꢆ
ꢎ%3ꢏ
PEHꢉꢅꢉ
The display RAM bitmap shows the direct relationship between the display RAM column and the
segment outputs; and between the bits in a RAM row and the backplane outputs.
Fig 13. Display RAM bit map
When display data is transmitted to the PCF8576C, the display bytes received are stored
in the display RAM in accordance with the selected LCD drive mode. The data is stored as
it arrives and does not wait for an acknowledge cycle as with the commands. Depending
on the current multiplex drive mode, data is stored singularly, in pairs, triples or
quadruples. To illustrate the filling order, an example of a 7-segment numeric display
showing all drive modes is given in Figure 14; the RAM filling organization depicted
applies equally to other LCD types.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
20 of 62
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
GULYHꢆPRGH
/&'ꢆVHJPHQWV
/&'ꢆEDFNSODQHV
GLVSOD\ꢆ5$0ꢆILOOLQJꢆRUGHU
WUDQVPLWWHGꢆGLVSOD\ꢆE\WH
FROXPQVꢆ
GLVSOD\ꢆ5$0ꢆDGGUHVVꢍVHJPHQWꢆRXWSXWVꢆꢎVꢏ
E\WHꢃ
D
6
Qꢑꢀ
6
Qꢑꢄ
6
Qꢑꢅ
6
Qꢑꢊ
6
Qꢑꢋ
E
%3ꢂ
Q
Qꢆꢑꢆꢃ Qꢆꢑꢆꢀ Qꢆꢑꢆꢄ Qꢆꢑꢆꢅ Qꢆꢑꢆꢊ Qꢆꢑꢆꢋ Qꢆꢑꢆꢉ
6
I
Qꢑꢃ
URZVꢆ
VWDWLF
GLVSOD\ꢆ5$0ꢆ
06%
/6%
J
ꢂ
ꢃ
ꢀ
ꢄ
F
[
[
[
E
[
[
[
D
[
[
[
I
J
[
[
[
H
[
[
[
G
[
[
[
'3
[
[
URZVꢍEDFNSODQHꢆ
RXWSXWVꢆꢎ%3ꢏ
6
6
Q
Qꢑꢉ
[
[
[
H
F
E
D
I
J
H
G
'3
F
G
'3
[
FROXPQVꢆ
GLVSOD\ꢆ5$0ꢆDGGUHVVꢍVHJPHQWꢆRXWSXWVꢆꢎVꢏ
%3ꢂ
E\WHꢃ
E\WHꢀ
D
6
6
Q
ꢃꢒꢀ
E
Q
Qꢆꢑꢆꢃ Qꢆꢑꢆꢀ Qꢆꢑꢆꢄ
I
Qꢑꢃ
URZVꢆ
06%
/6%
'3
GLVSOD\ꢆ5$0ꢆ
J
ꢂ
ꢃ
ꢀ
ꢄ
D
E
[
[
I
H
F
[
[
G
'3
[
URZVꢍEDFNSODQHꢆ
RXWSXWVꢆꢎ%3ꢏ
PXOWLSOH[
J
[
[
%3ꢃ
D
E
I
J
H F G
H
6
6
Qꢑꢀ
F
G
'3
[
Qꢑꢄ
FROXPQVꢆ
GLVSOD\ꢆ5$0ꢆDGGUHVVꢍVHJPHQWꢆRXWSXWVꢆꢎVꢏ
%3ꢂ
%3ꢃ
E\WHꢃ
E\WHꢀ
E\WHꢄ
6
6
D
Qꢑꢃ
ꢃꢒꢄ
E
Q
Qꢆꢑꢆꢃ Qꢆꢑꢆꢀ
6
I
Qꢑꢀ
Q
URZVꢆ
06%
/6%
H
GLVSOD\ꢆ5$0ꢆ
ꢂ
ꢃ
ꢀ
ꢄ
E
'3
F
D
G
J
[
I
J
URZVꢍEDFNSODQHꢆ
RXWSXWVꢆꢎ%3ꢏ
PXOWLSOH[
E
'3
F
D
G
J
I
H
[
[
%3ꢀ
H
F
G
'3
[
FROXPQVꢆ
GLVSOD\ꢆ5$0ꢆDGGUHVVꢍVHJPHQWꢆRXWSXWVꢆꢎVꢏ
E\WHꢃ
E\WHꢀ
E\WHꢄ
E\WHꢅ
E\WHꢊ
D
6
6
Q
ꢃꢒꢅ
E
%3ꢀ
%3ꢄ
Q
Qꢆꢑꢆꢃ
%3ꢂ
%3ꢃ
I
URZVꢆ
GLVSOD\ꢆ5$0ꢆ
J
ꢂ
ꢃ
ꢀ
ꢄ
D
F
E
I
06%
/6%
G
URZVꢍEDFNSODQHꢆ
RXWSXWVꢆꢎ%3ꢏ
PXOWLSOH[
H
J
G
H
F
D
F
E
'3
I
H
J
G
'3
'3
Qꢑꢃ
ꢀꢀꢁDDMꢇꢄꢇ
x = data bit unchanged.
Fig 14. Relationship between LCD layout, drive mode, display RAM filling order, and display data transmitted over the I2C-bus
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
The following applies to Figure 14:
• In the static drive mode, the eight transmitted data bits are placed in row 0 of eight
successive 4-bit RAM words.
• In the 1:2 multiplex mode, the eight transmitted data bits are placed in pairs into
row 0 and 1 of four successive 4-bit RAM words.
• In the 1:3 multiplex mode, the eight bits are placed in triples into row 0, 1, and 2 to
three successive 3-bit RAM words, with bit 3 of the third address left unchanged. It is
not recommended to use this bit in a display because of the difficult addressing. This
last bit may, if necessary, be controlled by an additional transfer to this address but
care should be taken to avoid overwriting adjacent data because always full bytes are
transmitted.
• In the 1:4 multiplex mode, the eight transmitted data bits are placed in quadruples into
row 0, 1, 2, and 3 of two successive 4-bit RAM words.
7.12 Data pointer
The addressing mechanism for the display RAM is realized using the data pointer. This
allows the loading of an individual display data byte or a series of display data bytes, into
any location of the display RAM. The sequence commences with the initialization of the
data pointer by the load-data-pointer command (see Table 11). After this, the data byte is
stored starting at the display RAM address indicated by the data pointer (see Figure 14).
Once each byte is stored, the data pointer is automatically incremented based on the
selected LCD configuration.
The contents of the data pointer are incremented as follows:
• In static drive mode by eight.
• In 1:2 multiplex drive mode by four.
• In 1:3 multiplex drive mode by three.
• In 1:4 multiplex drive mode by two.
If an I2C-bus data access terminates early, the state of the data pointer is unknown.
Consequently, the data pointer must be rewritten prior to further RAM accesses.
7.13 Sub-address counter
The storage of display data is conditioned by the contents of the subaddress counter.
Storage is allowed to take place only when the contents of the subaddress counter match
with the hardware subaddress applied to A0, A1, and A2. The subaddress counter value
is defined by the device-select command (see Table 12). If the contents of the subaddress
counter and the hardware subaddress do not match, then data storage is blocked but the
data pointer will be incremented as if data storage had taken place. The subaddress
counter is also incremented when the data pointer overflows.
The storage arrangements described lead to extremely efficient data loading in cascaded
applications. When a series of display bytes are sent to the display RAM, automatic
wrap-over to the next PCF8576C occurs when the last RAM address is exceeded.
Subaddressing across device boundaries is successful even if the change to the next
device in the cascade occurs within a transmitted character.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
22 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.14 Bank selector
7.14.1 Output bank selector
The output bank selector (see Table 13), selects one of the four rows per display RAM
address for transfer to the display register. The actual row selected depends on the LCD
drive mode in operation and on the instant in the multiplex sequence.
• In 1:4 multiplex mode: all RAM addresses of row 0 are selected, followed sequentially
by the contents of row 1, row 2, and then row 3.
• In 1:3 multiplex mode: rows 0, 1, and 2 are selected sequentially.
• In 1:2 multiplex mode: rows 0 and 1 are selected.
• In the static mode: row 0 is selected.
The PCF8576C includes a RAM bank switching feature in the static and 1:2 multiplex
drive modes. In the static drive mode, the bank-select command may request the contents
of row 2 to be selected for display instead of the contents of row 0. In 1:2 multiplex drive
mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1. This
enables preparation of display information in an alternative bank and the ability to switch
to it once it has been assembled.
7.14.2 Input bank selector
The input bank selector (see Table 13) loads display data into the display RAM based on
the selected LCD drive configuration. Using the bank-select command, display data can
be loaded in row 2 into static drive mode or in rows 2 and 3 into 1:2 multiplex drive mode.
The input bank selector functions independently of the output bank selector.
7.15 Blinking
The display blinking capabilities of the PCF8576C are very versatile. The whole display
can be blinked at frequencies selected by the blink-select command. The blinking
frequencies are integer fractions of the clock frequency; the ratios between the clock and
blinking frequencies depend on the mode in which the device is operating (see Table 8).
Table 8.
Blink frequencies
Blinking mode
Normal-power mode Power-saving mode
Blink frequency
ratio
ratio
off
1
-
-
blinking off
2 Hz
fclk
fclk
----------------
92160
----------------
15360
fblink
fblink
fblink
=
=
=
fblink
fblink
fblink
=
=
=
2
3
1 Hz
fclk
fclk
-------------------
184320
----------------
30720
0.5 Hz
fclk
fclk
-------------------
368640
----------------
61440
An additional feature is for an arbitrary selection of LCD segments to be blinked. This
applies to the static and 1:2 multiplex drive modes and can be implemented without any
communication overheads. Using the output bank selector, the displayed RAM banks are
exchanged with alternate RAM banks at the blinking frequency. This mode can also be
specified by the blink-select command (see Table 14).
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
23 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of
LCD segments can be blinked by selectively changing the display RAM data at fixed time
intervals.
If the entire display must be blinked at a frequency other than the nominal blink frequency,
this can be done using the mode-set command to set and reset the display enable bit E at
the required rate (see Table 10).
7.16 Characteristics of the I2C-bus
The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must
be connected to a positive supply via a pull-up resistor when connected to the output
stages of a device. Data transfer may be initiated only when the bus is not busy.
7.16.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse. Changes in the data line at this time will
be interpreted as a control signal. Bit transfer is illustrated in Figure 15.
6'$
6&/
GDWDꢆOLQHꢆ
VWDEOHꢓꢆ
FKDQJHꢆ
RIꢆGDWDꢆ
DOORZHG
GDWDꢆYDOLG
PEDꢇꢀꢆ
Fig 15. Bit transfer
7.16.2 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW change
of the data line, while the clock is HIGH, is defined as the START condition (S).
A LOW-to-HIGH change of the data line, while the clock is HIGH, is defined as the STOP
condition (P). The START and STOP conditions are illustrated in Figure 16.
6'$
6&/
6'$
6&/
6
3
67$57ꢆFRQGLWLRQ
6723ꢆFRQGLWLRQ
PEFꢇꢅꢅ
Fig 16. Definition of START and STOP conditions
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
24 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.16.3 System configuration
A device generating a message is a transmitter and a device receiving a message is the
receiver. The device that controls the message is the master and the devices which are
controlled by the master are the slaves. The system configuration is illustrated in
Figure 17.
0$67(5ꢆ
75$160,77(5ꢍꢆ
5(&(,9(5
0$67(5ꢆ
75$160,77(5ꢍꢆ
5(&(,9(5
6/$9(ꢆ
75$160,77(5ꢍꢆ
5(&(,9(5
6/$9(ꢆ
5(&(,9(5
0$67(5ꢆ
75$160,77(5
6'$
6&/
PJDꢈꢀꢆ
Fig 17. System configuration
7.16.4 Acknowledge
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge
cycle.
• A slave receiver, which is addressed, must generate an acknowledge after the
reception of each byte.
• A master receiver must generate an acknowledge after the reception of each byte that
has been clocked out of the slave transmitter.
• The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times must be considered).
• A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Acknowledgement on the I2C-bus is illustrated in Figure 18.
GDWDꢆRXWSXWꢆ
E\ꢆWUDQVPLWWHU
QRWꢆDFNQRZOHGJH
GDWDꢆRXWSXWꢆ
E\ꢆUHFHLYHU
DFNQRZOHGJH
6&/ꢆIURPꢆ
PDVWHU
ꢃ
ꢀ
ꢌ
ꢇ
6
FORFNꢆSXOVHꢆIRUꢆ
67$57ꢆ
FRQGLWLRQ
DFNQRZOHGJHPHQW
PEFꢇꢀꢅ
Fig 18. Acknowledgement of the I2C-bus
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
25 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.16.5 PCF8576C I2C-bus controller
The PCF8576C acts as an I2C-bus slave receiver. It does not initiate I2C-bus transfers or
transmit data to an I2C-bus master receiver. The only data output from the PCF8576C are
the acknowledge signals of the selected devices. Device selection depends on the
I2C-bus slave address, the transferred command data and the hardware subaddress.
In single device application, the hardware subaddress inputs A0, A1, and A2 are normally
tied to VSS which defines the hardware subaddress 0. In multiple device applications
A0, A1, and A2 are tied to VSS or VDD using a binary coding scheme so that no two
devices with a common I2C-bus slave address have the same hardware subaddress.
In the power-saving mode, it is possible that the PCF8576C is not able to keep up with the
highest transmission rates when large amounts of display data are transmitted. If this
situation occurs, the PCF8576C forces the SCL line LOW until its internal operations are
completed. This is known as the clock synchronization feature of the I2C-bus and serves
to slow down fast transmitters. Data loss does not occur.
7.16.6 Input filter
To enhance noise immunity in electrically adverse environments, RC low-pass filters are
provided on the SDA and SCL lines.
7.17 I2C-bus protocol
Two I2C-bus slave addresses (0111000 and 0111001) are reserved for the PCF8576C.
The least significant bit of the slave address that a PCF8576C responds to is defined by
the level tied at its input SA0. Therefore, two types of PCF8576C can be distinguished on
the same I2C-bus which allows:
• Up to 16 PCF8576Cs on the same I2C-bus for very large LCD applications.
• The use of two types of LCD multiplexes on the same I2C-bus.
The I2C-bus protocol is shown in Figure 19. The sequence is initiated with a START
condition (S) from the I2C-bus master which is followed by one of the two PCF8576C
slave addresses available. All PCF8576Cs with the corresponding SA0 level acknowledge
in parallel with the slave address but all PCF8576Cs with the alternative SA0 level ignore
the whole I2C-bus transfer.
After acknowledgement, one or more command bytes follow which define the status of the
addressed PCF8576Cs.
The last command byte is tagged with a cleared most significant bit, the continuation bit C.
The command bytes are also acknowledged by all addressed PCF8576Cs on the bus.
After the last command byte, a series of display data bytes may follow. These display
bytes are stored in the display RAM at the address specified by the data pointer and the
subaddress counter. Both data pointer and subaddress counter are automatically updated
and the data is directed to the intended PCF8576C device. The acknowledgement after
each byte is made only by the (A0, A1, and A2) addressed PCF8576C. After the last
display byte, the I2C-bus master issues a STOP condition (P).
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
26 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
DFNQRZOHGJHꢆ
DFNQRZOHGJHꢆE\ꢆ
DOOꢆDGGUHVVHGꢆ
3&)ꢌꢊꢉꢋ&V
E\ꢆ$ꢂꢔꢆ$ꢃꢆDQGꢆ$ꢀꢆ
VHOHFWHGꢆ
5ꢍ:
3&)ꢌꢊꢉꢋ&ꢆRQO\
VODYHꢆDGGUHVV
6ꢆ
$ꢆ
ꢂ
ꢂ
ꢃ
ꢃ
ꢃ
ꢂ
ꢂ
ꢂ
$
&
$
',63/$<ꢆ'$7$
$
&200$1'
QꢆꢆꢃꢆE\WHꢎVꢏ
6
3
QꢆꢆꢂꢆE\WHꢎVꢏ
ꢃꢆE\WH
XSGDWHꢆGDWDꢆSRLQWHUVꢆ
DQGꢆLIꢆQHFHVVDU\ꢔꢆ
VXEDGGUHVVꢆFRXQWHU
PEHꢉꢂꢈ
Fig 19. I2C-bus protocol
7.18 Command decoder
The command decoder identifies command bytes that arrive on the I2C-bus. All available
commands carry a continuation bit C in the most significant bit position as shown in
Figure 20. When this bit is set logic 1, it indicates that the next byte of the transfer to arrive
will also represent a command. If this bit is set logic 0, it indicates that the command byte
is the last in the transfer. Further bytes will be regarded as display data.
06%
/6%
&
5(67ꢆ2)ꢆ23&2'(
PVDꢈꢂꢂ
(1) C = 0; last command.
(2) C = 1; commands continue.
Fig 20. General format of the command byte
The five commands available to the PCF8576C are defined in Table 9.
Table 9.
Definition of PCF8576C commands
Operation Code
Command
Bit
Reference
7
6
1
0
1
1
1
5
4
3
2
1
0
mode-set
C
C
C
C
C
0
LP
E
B
M[1:0]
Section 7.18.1
Section 7.18.2
Section 7.18.3
Section 7.18.4
Section 7.18.5
load-data-pointer
device-select
bank-select
blink-select
P[5:0]
1
1
1
0
1
1
0
1
0
A[2:0]
0
I
O
AB
BF[1:0]
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
27 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.18.1 Mode-set command
Table 10. Mode-set command bit description
Bit
7
Symbol Value
Description
C
-
0, 1
10
see Figure 20
6 to 5
4
fixed value
LP
power dissipation (see Table 7)
normal-power mode
power-saving mode
display status
0
1
3
E
0
1
disabled[1]
enabled
2
B
LCD bias configuration[2]
1⁄3 bias
1⁄2 bias
0
1
1 to 0
M[1:0]
LCD drive mode selection
static; BP0
01
10
11
00
1:2 multiplex; BP0, BP1
1:3 multiplex; BP0, BP1, BP2
1:4 multiplex; BP0, BP1, BP2, BP3
[1] The possibility to disable the display allows implementation of blinking under external control.
[2] Bit B is not applicable for the static LCD drive mode.
7.18.2 Load-data-pointer command
Table 11. Load-data-pointer command bit description
Bit
7
Symbol Value
Description
see Figure 20
fixed value
C
0, 1
0
6
-
5 to 0
P[5:0]
000000 to
100111
6-bit binary value, 0 to 39; transferred to the data pointer to
define one of forty display RAM addresses
7.18.3 Device-select command
Table 12. Device-select command bit description
Bit
Symbol Value
Description
see Figure 20
fixed value
7
C
0, 1
6 to 4
3 to 0
-
1100
A[2:0]
000 to 111
3-bit binary value, 0 to 7; transferred to the subaddress
counter to define one of eight hardware subaddresses
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
28 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
7.18.4 Bank-select command
Table 13. Bank-select command bit description
Bit
Symbol Value
Description
Static
1:2 multiplex[1]
7
C
-
0, 1
see Figure 20
fixed value
6 to 2
1
11110
I
input bank selection; storage of arriving display data
0
1
RAM bit 0
RAM bit 2
RAM bits 0 and 1
RAM bits 2 and 3
0
O
output bank selection; retrieval of LCD display data
0
1
RAM bit 0
RAM bit 2
RAM bits 0 and 1
RAM bits 2 and 3
[1] The bank-select command has no effect in 1:3 and 1:4 multiplex drive modes.
7.18.5 Blink-select command
Table 14. Blink-select command bit description
Bit
7
Symbol Value
Description
C
0, 1
see Figure 20
6 to 3
2
-
1110
fixed value
AB
blink mode selection
0
1
normal blinking[1]
alternate RAM bank blinking[2]
1 to 0
BF[1:0]
blink frequency selection
00
01
10
11
off
1
2
3
[1] Normal blinking is assumed when the LCD multiplex drive modes 1:3 or 1:4 are selected.
[2] Alternate RAM bank blinking does not apply in 1:3 and 1:4 multiplex drive modes.
7.19 Display controller
The display controller executes the commands identified by the command decoder. It
contains the status registers of the PCF8576C and coordinates their effects. The
controller is also responsible for loading display data into the display RAM as required by
the filling order.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
29 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
8. Internal circuitry
9
/&'
9
66
%3ꢂꢆWRꢆ%3ꢄꢔ
6ꢂꢆWRꢆ6ꢄꢇ
6'$ꢔꢆ6&/
&/.ꢔꢆ26&ꢔꢆ$ꢂꢆWRꢆ$ꢀꢔ
6$ꢂꢔ
ꢆ6<1&
9
''
ꢀꢁꢂDDDꢁꢀꢃ
Fig 21. Device protection diagram
9. Safety notes
CAUTION
This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling
electrostatic sensitive devices.
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or
equivalent standards.
CAUTION
CAUTION
Static voltages across the liquid crystal display can build up when the LCD supply voltage
(VLCD) is on while the IC supply voltage (VDD) is off, or vice versa. This may cause unwanted
display artifacts. To avoid such artifacts, VLCD and VDD must be applied or removed together.
Semiconductors are light sensitive. Exposure to light sources can cause the IC to
malfunction. The IC must be protected against light. The protection must be applied to all
sides of the IC.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
30 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
10. Limiting values
Table 15. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
Conditions
Min
Max
Unit
V
VDD
VLCD
VI
supply voltage
LCD supply voltage
input voltage
0.5
+8.0
[1]
VDD 8.0 VDD
V
on each of the pins SCL, SDA, 0.5
+8.0
V
CLK, SYNC, SA0, OSC and
A0 to A2
[1]
VO
output voltage
on each of the pins
0.5
+8.0
V
S0 to S39 and BP0 to BP3
II
input current
20
25
50
50
50
-
+20
+25
+50
+50
+50
400
100
4000
mA
mA
mA
mA
mA
mW
mW
V
IO
output current
IDD
ISS
supply current
ground supply current
IDD(LCD) LCD supply current
Ptot
Po
total power dissipation
output power
-
[2]
[4]
VESD
electrostatic discharge
voltage
HBM
-
CDM
PCF8576CHL
all pins
-
-
500
V
V
corner pins
PCF8576CT
all pins
1000
-
500
750
150
+150
+85
V
corner pins
-
V
[5]
[6]
Ilu
latch-up current
-
mA
C
C
Tstg
Tamb
storage temperature
ambient temperature
65
40
operating device
[1] Values with respect to VDD
.
[2] Pass level; Human Body Model (HBM), according to Ref. 8 “JESD22-A114”.
[3] Pass level; Machine Model (MM), according to Ref. 9 “JESD22-A115”.
[4] Pass level; Charged-Device Model (CDM), according to Ref. 10 “JESD22-C101”.
[5] Pass level; latch-up testing according to Ref. 11 “JESD78” at maximum ambient temperature (Tamb(max)).
[6] According to the store and transport requirements (see Ref. 13 “UM10569”) the devices have to be stored
at a temperature of +8 C to +45 C and a humidity of 25 % to 75 %.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
31 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
11. Static characteristics
Table 16. Static characteristics
VDD = 2.0 V to 6.0 V; VSS = 0 V; VLCD = VDD 2.0 V to VDD 6.0 V; Tamb = 40 C to +85 C; unless otherwise specified.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Supplies
VDD
supply voltage
2.0
-
-
-
-
6.0
V
[1]
[2]
VLCD
IDD
LCD supply voltage
supply current:
VDD 6.0
VDD 2.0 V
fclk = 200 kHz
-
-
120
60
A
IDD(lp)
low-power mode supply
current
VDD = 3.5 V; VLCD = 0 V; fclk = 35 kHz;
A0, A1 and A2 connected to VSS
A
Logic
VIL
LOW-level input voltage
HIGH-level input voltage
on pins CLK, SYNC, OSC,
A0 to A2 and SA0
VSS
-
-
-
0.3VDD
VDD
V
V
VIH
on pins CLK, SYNC, OSC,
A0 to A2 and SA0
0.7VDD
VOL
VOH
IOL
LOW-level output voltage
HIGH-level output voltage
LOW-level output current
IOL = 0 mA
IOH = 0 mA
-
0.05
V
VDD 0.05 -
-
-
V
output sink current;
1
-
mA
VOL = 1.0 V; VDD = 5.0 V;
on pins CLK and SYNC
IL
leakage current
VI = VDD or VSS; on pins
1
-
+1
A
CLK, SCL, SDA, A0 to A2 and SA0
IL(OSC)
Ipd
leakage current on pin OSC
pull-down current
VI = VDD
1
-
+1
A
A
VI = 1.0 V; VDD = 5.0 V;
15
50
150
on pins A0 to A2 and OSC
RSYNC_N SYNC resistance
20
-
50
1.0
-
150
1.6
7
k
V
[3]
[4]
VPOR
CI
power-on reset voltage
input capacitance
-
pF
I2C-bus; pins SDA and SCL
VIL
LOW-level input voltage
HIGH-level input voltage
VSS
0.7VDD
1
-
-
-
0.3VDD
V
VIH
6.0
-
V
IOH(CLK)
HIGH-level output current on output source current;
mA
pin CLK
VOH = 4.0 V; VDD = 5.0 V
IOL(SDA)
LOW-level output current on
pin SDA
output sink current;
VOL = 0.4 V; VDD = 5.0 V
3
-
-
mA
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
32 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
Table 16. Static characteristics …continued
VDD = 2.0 V to 6.0 V; VSS = 0 V; VLCD = VDD 2.0 V to VDD 6.0 V; Tamb = 40 C to +85 C; unless otherwise specified.
Symbol Parameter
LCD outputs
Conditions
Min
Typ
Max
Unit
VBP
VS
voltage on pin BP
Cbpl = 35 nF; on pins BP0 to BP3
Csgm = 5 nF; on pins S0 to S39
20
-
-
-
-
+20
+20
5
mV
mV
k
k
voltage on pin S
20
[5]
[5]
RBP
RS
resistance on pin BP
resistance on pin S
VLCD = VDD 5 V; on pins BP0 to BP3
VLCD = VDD 5 V; on pins S0 to S39
-
-
7.5
[1] VLCD VDD 3 V for 1⁄3 bias.
[2] LCD outputs are open-circuit; inputs at VSS or VDD; external clock with 50 % duty factor; I2C-bus inactive.
[3] Resets all logic when VDD < VPOR
.
[4] Periodically sampled, not 100 % tested.
[5] Outputs measured one at a time.
11.1 Typical supply current characteristics
PEHꢉꢂꢀ
PEHꢉꢅꢃ
ꢊꢂ
ꢅꢂ
ꢊꢂ
,
ꢁ ,
''ꢎ/&'ꢏꢆ
ꢎ$ꢏ
66ꢆ
ꢎ$ꢏ
QRUPDOꢆ
PRGH
ꢅꢂ
ꢄꢂ
ꢀꢂ
ꢄꢂ
ꢀꢂ
SRZHUꢁVDYLQJꢆ
PRGH
ꢃꢂ
ꢂ
ꢃꢂ
ꢂ
ꢂ
ꢃꢂꢂ
ꢀꢂꢂ
ꢂ
ꢃꢂꢂ
ꢀꢂꢂ
I ꢆꢎ+]ꢏ
IU
I ꢆꢎ+]ꢏ
IU
VDD = 5 V; VLCD = 0 V; Tamb = 25 C
VDD = 5 V; VLCD = 0 V; Tamb = 25 C
Fig 22. ISS as a function of ffr
Fig 23. IDD(LCD) as a function of ffr
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
33 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
PEHꢉꢅꢆ
PEHꢉꢅꢈ
ꢊꢂ
ꢊꢂ
,
ꢆ
66
ꢁ ,
ꢆ
''ꢎ/&'ꢏ
ꢎ$ꢏ
ꢎ$ꢏ
ꢅꢂ
ꢅꢂ
QRUPDOꢆPRGHꢆ
ꢆ ꢆꢀꢂꢂꢆN+]
I
ꢌꢊꢆ&
FON
ꢄꢂ
ꢀꢂ
ꢄꢂ
ꢀꢂ
ꢀꢊꢆ&
ꢁ ꢅꢂꢆ&
SRZHUꢁVDYLQJꢆPRGHꢆ
ꢆ ꢆꢄꢊꢆN+]
ꢃꢂ
ꢂ
ꢃꢂ
ꢂ
I
FON
ꢂ
ꢊ
ꢃꢂ
ꢂ
ꢊ
ꢃꢂ
9
ꢆꢎ9ꢏ
''
9
ꢆꢎ9ꢏ
''
VLCD = 0 V; external clock; Tamb = 25 C
VLCD = 0 V; external clock; Tamb = 25 C
Fig 24. ISS as a function of VDD
Fig 25. IDD(LCD) as a function of VDD
11.2 Typical LCD output characteristics
PEHꢉꢂꢅ
PEHꢉꢅꢇ
ꢀꢈꢊ
ꢃꢂ
5
6
5
ꢆ
2ꢎPD[ꢏ
ꢎNȍꢏ
5
2ꢎPD[ꢏꢆ
ꢎNȍꢏ
ꢀꢈꢂ
5
6
ꢃꢈꢊ
ꢃꢈꢂ
5
%3
ꢃ
5
%3
ꢂꢈꢊ
ꢂ
ꢁ ꢃ
ꢃꢂ
ꢂ
ꢄ
ꢋ
ꢁ ꢅꢂ
ꢂ
ꢅꢂ
ꢌꢂ
ꢃꢀꢂ
ꢆꢎ&ꢏ
9
ꢆꢎ9ꢏ
''
7
DPE
VLCD = 0 V; Tamb = 25 C
VDD = 5 V; VLCD = 0 V
Fig 26. RO(max) as a function of VDD
Fig 27. RO(max) as a function of Tamb
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
34 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
12. Dynamic characteristics
Table 17. Dynamic characteristics
VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = VDD 2.0 V to VDD 6.0 V; Tamb = 40 C to +85 C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Timing characteristics: driver timing waveforms (see Figure 28)
[1]
fclk
clock frequency
normal-power mode;
VDD = 5 V
125
21
200
31
315
48
kHz
kHz
power-saving mode;
VDD = 3 V
tclk(H)
tclk(L)
clock HIGH time
clock LOW time
1
1
-
-
-
-
-
-
-
s
s
ns
s
s
-
tPD(SYNC_N) SYNC propagation delay
400
-
tSYNC_NL
SYNC LOW time
1
-
tPD(drv)
driver propagation delay
VLCD = 5 V
30
[2]
Timing characteristics: I2C-bus (see Figure 29)
tBUF
bus free time between a STOP and START
condition
4.7
-
-
s
tHD;STA
tSU;STA
tLOW
tHIGH
tr
hold time (repeated) START condition
set-up time for a repeated START condition
LOW period of the SCL clock
HIGH period of the SCL clock
rise time of both SDA and SCL signals
fall time of both SDA and SCL signals
capacitive load for each bus line
data set-up time
4.0
4.7
4.7
4.0
-
-
-
-
-
-
-
-
-
-
-
-
s
s
s
s
s
s
pF
ns
ns
s
-
-
-
1
tf
-
0.3
Cb
-
400
tSU;DAT
tHD;DAT
tSU;STO
250
0
-
-
-
data hold time
set-up time for STOP condition
4.0
[1] fclk < 125 kHz, I2C-bus maximum transmission speed is derated.
[2] All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an
input voltage swing of VSS to VDD
.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
35 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
ꢃꢍI
&/.
W
W
FONꢎ/ꢏ
FONꢎ+ꢏ
ꢂꢈꢉ9
ꢂꢈꢄ9
''
''
&/.
ꢂꢈꢉ9
ꢂꢈꢄ9
''
''
6<1&
W
W
3'ꢎ6<1&B1ꢏ
3'ꢎ6<1&B1ꢏ
W
6<1&B1/
ꢂꢈꢊꢆ9
%3ꢂꢆWRꢆ%3ꢄꢔꢆ
ꢎ9 ꢆ ꢆꢊꢆ9ꢏ
''
DQGꢆ6ꢂꢆWRꢆ6ꢄꢇ
ꢂꢈꢊꢆ9
W
3'ꢎGUYꢏ
PFHꢄꢅꢄ
Fig 28. Driver timing waveforms
6'$
W
W
W
I
%8)
/2:
6&/ꢆꢆ
6'$ꢆꢆ
W
+'ꢓ67$
W
U
W
W
68ꢓ'$7
+'ꢓ'$7
W
+,*+
W
68ꢓ67$
W
68ꢓ672
PJDꢆꢅꢈ
Fig 29. I2C-bus timing waveforms
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
36 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
13. Application information
13.1 Cascaded operation
In large display configurations, up to 16 PCF8576Cs can be recognized on the same
I2C-bus by using the 3-bit hardware subaddress (A0, A1, and A2) and the programmable
I2C-bus slave address (SA0).
Table 18. Addressing cascaded PCF8576C
Cluster
Bit SA0
Pin A2
Pin A1
Pin A0
Device
1
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
2
3
4
5
6
7
2
1
8
9
10
11
12
13
14
15
Cascaded PCF8576Cs are synchronized. They can share the backplane signals from one
of the devices in the cascade. Such an arrangement is cost-effective in large LCD
applications since the backplane outputs of only one device must be through-plated to the
backplane electrodes of the display. The other PCF8576C of the cascade contribute
additional segment outputs. The backplanes can either be connected together to enhance
the drive capability, some can be left open-circuit (as shown in Figure 30) or just some of
one and some of the other device can be taken to facilitate the layout of the display.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
37 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
9
9
/&'
''
6'$
ꢅꢂꢆVHJPHQWꢆGULYHV
6&/
6<1&
&/.
/&'ꢆ3$1(/
3&)ꢀꢁꢂꢃ&
ꢎXSꢆWRꢆꢀꢊꢋꢂꢆ
HOHPHQWVꢏ
%3ꢂꢆWRꢆ%3ꢄꢆꢆ
ꢎRSHQꢁFLUFXLWꢏ
26&
$ꢂ $ꢃ $ꢀ 6$2 9
66
9
9
/&'
W
''
U
ꢆ
5
ꢀ&
E
9
9
/&'
''
ꢅꢂꢆVHJPHQWꢆGULYHV
6'$
6&/
+267ꢆ
0,&52ꢁꢆ
352&(6625ꢍꢆ
0,&52ꢁꢆ
&21752//(5
3&)ꢀꢁꢂꢃ&
6<1&
ꢅꢆEDFNSODQHV
%3ꢂꢆWRꢆ%3ꢄ
&/.
26&
ꢀꢁꢂDDDꢅꢃꢃ
$ꢂ $ꢃ $ꢀ 6$ꢂ 9
66
9
66
Fig 30. Cascaded PCF8576C configuration
The SYNC line is provided to maintain the correct synchronization between all cascaded
PCF8576Cs. This synchronization is guaranteed after the power-on reset. The only time
that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in
adverse electrical environments; or by the defining a multiplex mode when PCF8576Cs
with differing SA0 levels are cascaded).
SYNC is organized as an input/output pin; the output selection being realized as an
open-drain driver with an internal pull-up resistor. A PCF8576C asserts the SYNC line and
monitors the SYNC line at all other times. If synchronization in the cascade is lost, it is
restored by the first PCF8576C to assert SYNC. The timing relationship between the
backplane waveforms and the SYNC signal for the various drive modes of the PCF8576C
are shown in Figure 31.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
38 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
ꢃ
IU
7
IU
I
%3ꢂ
6<1&
ꢎDꢏꢆVWDWLFꢆGULYHꢆPRGHꢈ
%3ꢂꢆ
ꢎꢃꢍꢀꢆELDVꢏꢆ
ꢆ
%3ꢂꢆ
ꢎꢃꢍꢄꢆELDVꢏꢆ
ꢆ
6<1&
ꢎEꢏꢆꢃꢒꢀꢆPXOWLSOH[ꢆGULYHꢆPRGHꢈ
%3ꢂꢆ
ꢎꢃꢍꢄꢆELDVꢏ
6<1&
ꢎFꢏꢆꢃꢒꢄꢆPXOWLSOH[ꢆGULYHꢆPRGHꢈ
ꢎGꢏꢆꢃꢒꢅꢆPXOWLSOH[ꢆGULYHꢆPRGHꢈ
%3ꢂꢆ
ꢎꢃꢍꢄꢆELDVꢏ
6<1&
PJOꢆꢉꢉ
Excessive capacitive coupling between SCL or CLK and SYNC causes erroneous synchronization.
If this is a problem, you can increase the capacitance of the SYNC line (e.g. by an external
capacitor between SYNC and VDD.) Degradation of the positive edge of the SYNC pulse can be
countered by an external pull-up resistor.
Fig 31. Synchronization of the cascade for the various PCF8576C drive modes
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
39 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
6'$
6&/
6<1&
&/.
9
''
9
66
9
/&'
6'$
ꢃ
ꢀ
ꢊꢋ
ꢊꢊ
ꢊꢅ
ꢊꢄ
ꢊꢀ
ꢊꢃ
ꢊꢂ
ꢅꢇ
ꢅꢌ
ꢅꢉ
ꢅꢋ
ꢅꢊ
ꢅꢅ
ꢅꢄ
ꢅꢀ
ꢅꢃ
ꢅꢂ
ꢄꢇ
ꢄꢌ
6ꢄꢇ
6ꢄꢌ
6ꢄꢉ
6ꢄꢋ
6ꢄꢊ
6ꢄꢅ
6ꢄꢄ
6ꢄꢀ
6ꢄꢃ
6ꢄꢂ
6ꢀꢇ
6ꢀꢌ
6ꢀꢉ
6ꢀꢋ
6ꢀꢊ
6ꢀꢅ
6ꢀꢄ
6ꢀꢀ
6ꢀꢃ
ꢃ
ꢀ
ꢊꢋ
ꢊꢊ
ꢊꢅ
ꢊꢄ
ꢊꢀ
ꢊꢃ
ꢊꢂ
ꢅꢇ
ꢅꢌ
ꢅꢉ
ꢅꢋ
ꢅꢊ
ꢅꢅ
ꢅꢄ
ꢅꢀ
ꢅꢃ
ꢅꢂ
ꢄꢇ
ꢄꢌ
6ꢉꢇ
6ꢉꢌ
6ꢉꢉ
6ꢉꢋ
6ꢉꢊ
6ꢉꢅ
6ꢉꢄ
6ꢉꢀ
6ꢉꢃ
6ꢉꢂ
6ꢋꢇ
6ꢋꢌ
6ꢋꢉ
6ꢋꢋ
6ꢋꢊ
6ꢋꢅ
6ꢋꢄ
6ꢋꢀ
6ꢋꢃ
6&/
6<1&
&/.
ꢄ
ꢄ
ꢅ
ꢅ
9
''
ꢊ
ꢊ
26&
$ꢂ
ꢋ
ꢋ
ꢉ
ꢉ
$ꢃ
ꢌ
ꢌ
$ꢀ
ꢇ
ꢇ
6$ꢂ
ꢃꢂ
ꢃꢃ
ꢃꢀ
ꢃꢄ
ꢃꢅ
ꢃꢊ
ꢃꢋ
ꢃꢉ
ꢃꢌ
ꢃꢇ
ꢀꢂ
ꢃꢂ
ꢃꢃ
ꢃꢀ
ꢃꢄ
ꢃꢅ
ꢃꢊ
ꢃꢋ
ꢃꢉ
ꢃꢌ
ꢃꢇ
ꢀꢂ
9
66
9
/&'
%3ꢂ
%3ꢀ
%3ꢂ
%3ꢀ
%3ꢃ
%3ꢄ
6ꢅꢂ
6ꢅꢃ
6ꢅꢀ
6ꢅꢄ
RSHQ
3&)ꢀꢁꢂꢃ&7
3&)ꢀꢁꢂꢃ&7
%3ꢃ
%3ꢄ
6ꢂ
6ꢃ
6ꢀ
6ꢄ
6ꢃꢉ
6ꢃꢋ
6ꢃꢊ
6ꢊꢉ
6ꢊꢋ
6ꢊꢊ
ꢄꢅ
ꢄꢄ
ꢄꢀ
ꢄꢃ
ꢄꢂ
ꢀꢇ
ꢄꢅ
ꢄꢄ
ꢄꢀ
ꢄꢃ
ꢄꢂ
ꢀꢇ
6ꢉ
6ꢌ
ꢀꢅ
ꢀꢊ
ꢀꢋ
ꢀꢉ
ꢀꢌ
6ꢅꢉ
6ꢅꢌ
6ꢅꢇ
6ꢊꢂ
6ꢊꢃ
ꢀꢅ
ꢀꢊ
ꢀꢋ
ꢀꢉ
ꢀꢌ
6ꢇ
6ꢃꢅ
6ꢃꢄ
6ꢃꢀ
6ꢊꢅ
6ꢊꢄ
6ꢊꢀ
6ꢃꢂ
6ꢃꢃ
6ꢂ
6ꢃꢂ
6ꢃꢃ
6ꢃꢀ
6ꢃꢄ
6ꢄꢇ
6ꢅꢂ
6ꢊꢂ
6ꢊꢃ
6ꢊꢀ
6ꢊꢄ
6ꢉꢇ
VHJPHQWV
EDFNSODQHV
PEHꢉꢂꢆ
Fig 32. Single plane wiring of packaged PCF8576CT
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
40 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
14. Package outline
/4)3ꢃꢋꢌꢄSODVWLFꢄORZꢄSURILOHꢄTXDGꢄIODWꢄSDFNDJHꢍꢄꢃꢋꢄOHDGVꢍꢄERG\ꢄꢆꢎꢄ[ꢄꢆꢎꢄ[ꢄꢆꢅꢋꢄPP
627ꢈꢆꢋꢏꢇ
\
;
$
ꢅꢌ
ꢄꢄ
=
ꢅꢇ
ꢄꢀ
(
H
+
$
(
ꢀ
(
$
ꢎ$ꢆꢆꢏ
ꢄ
$
ꢃ
Z 0
S
ș
E
/
S
SLQꢆꢃꢆLQGH[
/
ꢋꢅ
ꢃꢉ
GHWDLOꢆ;
ꢃ
ꢃꢋ
=
Y
0
$
'
H
Z 0
E
S
'
%
+
Y
0
%
'
ꢂ
ꢀꢈꢊ
ꢊꢆPP
VFDOH
',0(16,216ꢄꢉPPꢄDUHꢄWKHꢄRULJLQDOꢄGLPHQVLRQVꢊ
$ꢄ
ꢉꢆꢊ
ꢉꢆꢊ
ꢉꢆꢊ
ꢉꢆꢊ
81,7
$
$
$
E
F
'
(
H
+
+
/
/
Y
Z
\
=
=
(
ș
ꢆ
ꢇ
ꢈ
S
'
(
S
'
PD[ꢅ
R
ꢂꢈꢀꢂꢆ ꢃꢈꢅꢊꢆ
ꢂꢈꢂꢊ ꢃꢈꢄꢊ
ꢂꢈꢀꢉꢆ ꢂꢈꢃꢌꢆ ꢃꢂꢈꢃꢆ ꢃꢂꢈꢃꢆ
ꢂꢈꢃꢉ ꢂꢈꢃꢀ ꢇꢈꢇ ꢇꢈꢇ
ꢃꢀꢈꢃꢊꢆ ꢃꢀꢈꢃꢊꢆ
ꢃꢃꢈꢌꢊ ꢃꢃꢈꢌꢊ
ꢂꢈꢉꢊꢆ
ꢂꢈꢅꢊ
ꢃꢈꢅꢊꢆ ꢃꢈꢅꢊꢆ
ꢃꢈꢂꢊ ꢃꢈꢂꢊ
ꢉꢆ
ꢂR
ꢃꢈꢋ
PP
ꢃ
ꢂꢈꢀ ꢂꢈꢃꢀ ꢂꢈꢃ
ꢂꢈꢀꢊ
ꢂꢈꢊ
1RWHꢄ
ꢃꢈꢆ3ODVWLFꢆRUꢆPHWDOꢆSURWUXVLRQVꢆRIꢆꢂꢈꢀꢊꢆPPꢆPD[LPXPꢆSHUꢆVLGHꢆDUHꢆQRWꢆLQFOXGHGꢈꢆ
ꢄ5()(5(1&(6
ꢄ-('(& ꢄ-(,7$
06ꢁꢂꢀꢋ
287/,1(ꢄ
9(56,21
(8523($1ꢄ
352-(&7,21
,668(ꢄ'$7(
ꢄ,(&
ꢂꢂꢁꢂꢃꢁꢃꢇꢆ
ꢂꢄꢁꢂꢀꢁꢀꢊ
ꢆ627ꢄꢃꢅꢁꢀ
ꢃꢄꢋ(ꢃꢂ
Fig 33. Package outline SOT314-2 (LQFP64) of PCF8576CHL/1
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
41 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
962ꢁꢃꢌꢄSODVWLFꢄYHU\ꢄVPDOOꢄRXWOLQHꢄSDFNDJHꢍꢄꢁꢃꢄOHDGVꢄ
627ꢆꢐꢎꢏꢆꢄ
'ꢆ
(ꢆ
$ꢆ
;ꢆ
Fꢆ
\ꢆ
+ꢆ
(ꢆ
Yꢆ 0ꢆ
$ꢆ
=ꢆ
ꢊꢋꢆ
ꢀꢇꢆ
4ꢆ
$ꢆ
ꢀꢆ
$ꢆ
ꢎ$ꢆꢆꢏꢆ
ꢄꢆ
$ꢆ
ꢃꢆ
SLQꢆꢃꢆLQGH[ꢆ
șꢆ
/ꢆ
Sꢆ
/ꢆ
GHWDLOꢆ;ꢆ
ꢃꢆ
ꢀꢌꢆ
Zꢆ 0ꢆ
Eꢆ
Sꢆ
Hꢆ
ꢂꢆ
ꢊꢆ
VFDOHꢆ
ꢃꢂꢆPPꢆ
',0(16,216ꢄꢉLQFKꢄGLPHQVLRQVꢄDUHꢄGHULYHGꢄIURPꢄWKHꢄRULJLQDOꢄPPꢄGLPHQVLRQVꢊꢄ
$ꢄ
ꢉꢆꢊꢄ
ꢉꢆꢊꢄ
ꢉꢇꢊꢄ
81,7ꢄ
PPꢆ
$ꢄ
ꢆꢄ
$ꢄ
ꢇꢄ
$ꢄ
ꢈꢄ
Eꢄ
Sꢄ
Fꢄ
'ꢄ
(ꢄ
Hꢄ
+ꢄ
(ꢄ
/ꢄ
/ꢄ
Sꢄ
4ꢄ
Yꢄ
Zꢄ
ꢂꢈꢃꢆ
\ꢄ
ꢂꢈꢃꢆ
=ꢄ
șꢆ
PD[ꢅꢄ
ꢂꢈꢄꢆ
ꢂꢈꢃꢆ
ꢄꢈꢂꢆ
ꢀꢈꢌꢆ
ꢂꢈꢅꢀꢆ ꢂꢈꢀꢀꢆ ꢀꢃꢈꢋꢊꢆ ꢃꢃꢈꢃꢆ
ꢂꢈꢄꢂꢆ ꢂꢈꢃꢅꢆ ꢀꢃꢈꢄꢊꢆ ꢃꢃꢈꢂꢆ
ꢃꢊꢈꢌꢆ
ꢃꢊꢈꢀꢆ
ꢃꢈꢋꢆ
ꢃꢈꢅꢆ
ꢃꢈꢅꢊꢆ
ꢃꢈꢄꢂꢆ
ꢂꢈꢇꢂꢆ
ꢂꢈꢊꢊꢆ
ꢄꢈꢄꢆ
ꢂꢈꢀꢊꢆ
ꢂꢈꢂꢃꢆ
ꢂꢈꢉꢊꢆ
ꢀꢈꢀꢊꢆ
ꢂꢈꢀꢆ
Rꢆ
ꢉꢆ
Rꢆ
ꢂꢆ
ꢂꢈꢂꢃꢀꢆ ꢂꢈꢃꢀꢆ
ꢂꢈꢂꢂꢅꢆ ꢂꢈꢃꢃꢆ
ꢂꢈꢂꢃꢉꢆ ꢂꢈꢂꢂꢌꢉꢆ ꢂꢈꢌꢊꢆ ꢂꢈꢅꢅꢆ
ꢂꢈꢂꢃꢀꢆ ꢂꢈꢂꢂꢊꢊꢆ ꢂꢈꢌꢅꢆ ꢂꢈꢅꢄꢆ
ꢂꢈꢋꢀꢆ
ꢂꢈꢋꢂꢆ
ꢂꢈꢂꢋꢄꢆ ꢂꢈꢂꢊꢉꢆ
ꢂꢈꢂꢊꢊꢆ ꢂꢈꢂꢊꢃꢆ
ꢂꢈꢂꢄꢊꢆ
ꢂꢈꢂꢀꢀꢆ
LQFKHVꢆ
ꢂꢈꢂꢀꢇꢊꢆ
ꢂꢈꢂꢌꢇꢆ
ꢂꢈꢂꢂꢌꢆ ꢂꢈꢂꢂꢅꢆ ꢂꢈꢂꢂꢅꢆ
ꢂꢈꢃꢄꢆ
1RWHVꢄꢄ
ꢃꢈꢆ3ODVWLFꢆRUꢆPHWDOꢆSURWUXVLRQVꢆRIꢆꢂꢈꢄꢆPPꢆꢎꢂꢈꢂꢃꢀꢆLQFKꢏꢆPD[LPXPꢆSHUꢆVLGHꢆDUHꢆQRWꢆLQFOXGHGꢈꢆ
ꢀꢈꢆ3ODVWLFꢆLQWHUOHDGꢆSURWUXVLRQVꢆRIꢆꢂꢈꢀꢊꢆPPꢆꢎꢂꢈꢂꢃꢆLQFKꢏꢆPD[LPXPꢆSHUꢆVLGHꢆDUHꢆQRWꢆLQFOXGHGꢈꢆꢆ
ꢄ5()(5(1&(6ꢄ
ꢄ-('(&ꢄ ꢄ-(,7$ꢄ
287/,1(ꢄ
9(56,21ꢄ
(8523($1ꢄ
352-(&7,21ꢄ
,668(ꢄ'$7(ꢄ
ꢄ,(&ꢄ
ꢇꢉꢁꢂꢌꢁꢃꢃꢆ
ꢂꢄꢁꢂꢀꢁꢃꢇꢆ
ꢆ627ꢃꢇꢂꢁꢃꢆ
Fig 34. Package outline SOT190-1 (VSO56) of PCF8576CT/1
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
42 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
15. Bare die outline
%DUHꢄGLHꢍꢄꢁꢃꢄEXPSVꢍꢄꢈꢅꢇꢄ[ꢄꢇꢅꢐꢇꢄ[ꢄꢎꢅꢋꢎꢄPP
3&)ꢀꢁꢂꢃ&8ꢑꢇ
'
ꢄꢅ
ꢀꢃ
&ꢃ
ꢄꢊ
ꢀꢂ
H
;
[
(
ꢂ
ꢂ
\
ꢎꢀꢏ
ꢊꢂ
&ꢀ
ꢌ
ꢊꢃ
ꢊꢋ
ꢃ
ꢉ
)
<
/
$
ꢀ
$
$
ꢃ
E
GHWDLOꢆ;
ꢃꢆPP
GHWDLOꢆ<
ꢂ
ꢂꢈꢊ
VFDOH
'LPHQVLRQV
ꢎꢃꢏ
8QLW
PD[
$
$
$
E
'
(
H
/
ꢃ
ꢀ
ꢂꢈꢋꢃꢂ
ꢂꢈꢂꢇꢋ
PP QRP ꢂꢈꢄꢇꢌ ꢂꢈꢂꢃꢉꢊ ꢂꢈꢄꢌꢂ ꢂꢈꢂꢇꢅ ꢀꢈꢇꢀ
PLQ
ꢄꢈꢀ
ꢂꢈꢂꢇꢅ
1RWH
ꢃꢈꢆ'LPHQVLRQꢆQRWꢆGUDZQꢆWRꢆVFDOH
ꢀꢈꢆ0DUNLQJꢆFRGHꢒꢆ3&ꢌꢊꢉꢋ&ꢁꢀ
SFIꢈꢉꢆꢇFXBꢅBGR
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ
,VVXHꢆGDWH
,(&
-('(&
-(,7$
ꢂꢇꢁꢂꢋꢁꢂꢀ
ꢃꢀꢁꢂꢄꢁꢀꢀ
3&)ꢌꢊꢉꢋ&8ꢍꢀ
Fig 35. Bare die outline of PCF8576CU/2/F2
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
43 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
:LUHꢄERQGꢄGLHꢍꢄꢁꢃꢄERQGLQJꢄSDGVꢍꢄꢈꢅꢇꢄ[ꢄꢇꢅꢐꢇꢄ[ꢄꢎꢅꢈꢀꢄPP
3&)ꢀꢁꢂꢃ&8
'
$
ꢄꢅ
ꢀꢃ
&ꢃ
ꢄꢊ
ꢀꢂ
H
;
[
ꢂ
ꢂ
(
\
ꢎꢅꢏ
ꢊꢂ
ꢌ
&ꢀ
ꢊꢃ
ꢊꢋ
ꢃ
ꢉ
)
3
3
ꢄ
ꢅ
3
3
ꢀ
ꢃ
GHWDLOꢆ;
ꢂ
ꢂꢈꢊ
ꢃꢆPP
VFDOH
'LPHQVLRQV
ꢎꢄꢏ
ꢎꢃꢏ
ꢎꢀꢏ
ꢎꢃꢏ
ꢎꢀꢏ
8QLW
PD[
QRP
PLQ
$
'
(
H
3
ꢃ
3
3
3
ꢅ
ꢀ
ꢄ
ꢂꢈꢋꢃꢂ
ꢂꢈꢂꢇꢋ
PP
ꢂꢈꢄꢌ ꢀꢈꢇꢀ ꢄꢈꢀ
ꢂꢈꢃꢃꢂ ꢂꢈꢂꢇꢉ ꢂꢈꢃꢃꢂ ꢂꢈꢂꢇꢉ
1RWH
ꢃꢈꢆ3DGꢆVL]H
ꢀꢈꢆ3DVVLYDWLRQꢆRSHQLQJ
ꢄꢈꢆ'LPHQVLRQꢆQRWꢆGUDZQꢆWRꢆVFDOH
ꢅꢈꢆ0DUNLQJꢆFRGHꢒꢆ3&ꢌꢊꢉꢋ&ꢁꢃ
SFIꢈꢉꢆꢇFXBGR
5HIHUHQFHV
-('(&
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ
,VVXHꢆGDWH
,(&
-(,7$
ꢂꢇꢁꢂꢋꢁꢂꢀ
ꢃꢀꢁꢂꢄꢁꢀꢀ
3&)ꢌꢊꢉꢋ&8
Fig 36. Bare die outline of PCF8576CU/F1
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
44 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
Table 19. Pad and bump description for PCF8576CU
All x/y coordinates represent the position of the center of each pad with respect to the center
(x/y = 0) of the chip.
Symbol
SDA
SCL
SYNC
CLK
VDD
OSC
A0
Pad
1
X (m)
74
Y (m)
1380
1380
1380
1380
1380
1380
1380
1284
1116
945
751
485
125
Description
I2C-bus serial data input/output
I2C-bus serial clock input
cascade synchronization input/output
external clock input/output
supply voltage
2
148
3
355
4
534
5
742
6
913
internal oscillator enable input
subaddress input
7
1087
1290
1290
1290
1290
1290
1290
1290
1290
1290
1290
1290
1290
1290
1074
914
A1
8
subaddress input
A2
9
subaddress input
SA0
VSS
VLCD
BP0
BP2
BP1
BP3
S0
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
subaddress input
logic ground
LCD supply voltage
LCD backplane output
LCD backplane output
LCD backplane output
LCD backplane output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
285
458
618
791
S1
951
S2
1124
1284
1380
1380
1380
1380
1380
1380
1380
1380
1380
1380
1380
1380
1380
1380
1243
1083
910
S3
S4
S5
S6
741
S7
581
S8
408
S9
248
S10
S11
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
75
85
258
418
591
751
924
1084
1290
1290
1290
1290
1290
750
577
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
45 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
Table 19. Pad and bump description for PCF8576CU
All x/y coordinates represent the position of the center of each pad with respect to the center
(x/y = 0) of the chip.
Symbol
S23
S24
S25
S26
S27
S28
S29
S30
S31
S32
S33
S34
S35
S36
S37
S38
S39
Pad
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
X (m)
1290
1290
1290
1290
1290
1290
1290
1290
1290
1290
1290
1083
923
Y (m)
417
Description
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
LCD segment output
244
84
89
249
422
582
755
915
1088
1248
1380
1380
1380
1380
1380
1380
750
590
417
257
Table 20. Alignment marks
Symbol
X (m)
Y (m)
1385
C1
C2
F
1290
1295
1305
1385
1405
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
46 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
16. Handling information
All input and output pins are protected against ElectroStatic Discharge (ESD) under
normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that
all normal precautions are taken as described in JESD625-A, IEC 61340-5 or equivalent
standards.
17. Packing information
17.1 Tray information
Tray information for the PCF8576CU/F1 and PCF8576CU/2/F2 is shown in Figure 37,
Figure 38 and Table 21.
&
$
-
+
ꢃꢈꢃ ꢀꢈꢃ ꢄꢈꢃ
ꢃꢈꢀ ꢀꢈꢀ
ꢃꢈꢄ
[ꢈꢃ
%
$
$
.
)
(
ꢃꢈ\
'
\
*
)
[
(
&
2
1
/
0
6(&7,21ꢄ$ꢏ$
;
GHWDLOꢆ;
'LPHQVLRQVꢆLQꢆPP
DDDꢊꢀꢀꢂꢂꢄ
Fig 37. Tray details
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
47 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
Table 21. Description of tray details
Tray details are shown in Figure 37.
Tray details
Dimensions
A
B
C
D
E
F
G
H
J
K
L
M
N
O
Unit
mm
4.4
4.4
3.02
3.3
50.8
45.72 39.6
5.6
5.6
39.6
3.96
2.18
2.49
0.5
Number of pockets
x direction
10
y direction
10
PDUNLQJꢆFRGH
DDDꢊꢀꢀꢄꢃꢇꢃ
Fig 38. Tray alignment
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
48 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
18. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering ICs can be found in Application Note AN10365 “Surface mount reflow
soldering description”.
18.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to
Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
the mechanical and the electrical connection. There is no single soldering method that is
ideal for all IC packages. Wave soldering is often preferred when through-hole and
Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
densities that come with increased miniaturization.
18.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from
a standing wave of liquid solder. The wave soldering process is suitable for the following:
• Through-hole components
• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
packages which have solder lands underneath the body, cannot be wave soldered. Also,
leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
due to an increased probability of bridging.
The reflow soldering process involves applying solder paste to a board, followed by
component placement and exposure to a temperature profile. Leaded packages,
packages with solder balls, and leadless packages are all reflow solderable.
Key characteristics in both wave and reflow soldering are:
• Board specifications, including the board finish, solder masks and vias
• Package footprints, including solder thieves and orientation
• The moisture sensitivity level of the packages
• Package placement
• Inspection and repair
• Lead-free soldering versus SnPb soldering
18.3 Wave soldering
Key characteristics in wave soldering are:
• Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are
exposed to the wave
• Solder bath specifications, including temperature and impurities
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
49 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
18.4 Reflow soldering
Key characteristics in reflow soldering are:
• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 39) than a SnPb process, thus
reducing the process window
• Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
• Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak
temperature is high enough for the solder to make reliable solder joints (a solder paste
characteristic). In addition, the peak temperature must be low enough that the
packages and/or boards are not damaged. The peak temperature of the package
depends on package thickness and volume and is classified in accordance with
Table 22 and 23
Table 22. SnPb eutectic process (from J-STD-020D)
Package thickness (mm) Package reflow temperature (C)
Volume (mm3)
< 350
235
350
220
< 2.5
2.5
220
220
Table 23. Lead-free process (from J-STD-020D)
Package thickness (mm) Package reflow temperature (C)
Volume (mm3)
< 350
260
350 to 2000
> 2000
260
< 1.6
260
250
245
1.6 to 2.5
> 2.5
260
245
250
245
Moisture sensitivity precautions, as indicated on the packing, must be respected at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 39.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
50 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
maximum peak temperature
= MSL limit, damage level
temperature
minimum peak temperature
= minimum soldering temperature
peak
temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 39. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365
“Surface mount reflow soldering description”.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
51 of 62
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
19. Appendix
19.1 LCD segment driver selection
Table 24. Selection of LCD segment drivers
Type name
Number of elements at MUX
VDD (V)
VLCD (V) ffr (Hz)
VLCD (V) VLCD (V)
Tamb (C) Interface Package AEC-
charge temperature
Q100
1:1 1:2 1:3 1:4 1:6 1:8 1:9
pump
compensat.
PCA8561AHN[5]
PCA8561BHN[5]
PCF8566TS
18 36 54 72
18 36 54 72
24 48 72 96
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
Y[3]
Y[3]
N
N
40 to 105 I2C
40 to 105 SPI
40 to 85 I2C
40 to 85 I2C
40 to 95 I2C
40 to 105 I2C
40 to 85 I2C
40 to 85 SPI
40 to 105 I2C
40 to 105 SPI
40 to 85 I2C
40 to 95 I2C
40 to 105 I2C
40 to 85 I2C
40 to 95 I2C
40 to 85 I2C
40 to 85 SPI
40 to 105 I2C
40 to 105 SPI
40 to 95 I2C
40 to 95 SPI
40 to 95 I2C
40 to 95 SPI
40 to 85 I2C
40 to 95 I2C
HVQFN32 Y
HVQFN32 Y
N
2.5 to 6
2.5 to 6
69
N
VSO40
N
PCF85162T
32 64 96 128 -
32 64 96 128 -
32 64 96 128 -
36 72 108 144 -
36 72 108 144 -
36 72 108 144 -
36 72 108 144 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
1.8 to 5.5 2.5 to 6.5 82
N
TSSOP48 N
TSSOP48 Y
TSSOP48 Y
TSSOP48 N
TSSOP48 N
TSSOP48 Y
TSSOP48 Y
TSSOP56 N
TSSOP56 Y
TSSOP56 Y
PCA85162T
1.8 to 5.5 2.5 to 8
1.8 to 5.5 2.5 to 8
110
200
N
PCA85262ATT
PCF8551ATT[5]
PCF8551BTT[5]
PCA8551ATT[5]
PCA8551BTT[5]
PCF85176T
N
1.8 to 5.5 1.8 to 5.5 32 to 128[1]
1.8 to 5.5 1.8 to 5.5 32 to 128[1]
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
1.8 to 5.5 2.5 to 6.5 82
N
N
N
N
N
PCA85176T
1.8 to 5.5 2.5 to 8
1.8 to 5.5 2.5 to 8
110
200
N
PCA85276ATT
PCF85176H
N
1.8 to 5.5 2.5 to 6.5 82
N
TQFP64
TQFP64
N
Y
PCA85176H
1.8 to 5.5 2.5 to 8 82
N
PCF8553ATT[5]
PCF8553BTT[5]
PCA8553ATT[5]
PCA8553BTT[5]
PCA8546ATT
PCA8546BTT
PCA8547AHT[5]
PCA8547BHT[5]
PCF85134HL
PCA85134H
1.8 to 5.5 1.8 to 5.5 32 to 128[1]
1.8 to 5.5 1.8 to 5.5 32 to 128[1]
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
N
TSSOP56 N
TSSOP56 N
TSSOP56 Y
TSSOP56 Y
TSSOP56 Y
TSSOP56 Y
N
N
N
-
-
-
-
-
-
-
-
176 -
176 -
176 -
176 -
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
N
N
44 88
44 88
Y
TQFP64
TQFP64
LQFP80
LQFP80
Y
Y
N
Y
Y
60 120 180 240 -
60 120 180 240 -
1.8 to 5.5 2.5 to 6.5 82
1.8 to 5.5 2.5 to 8 82
N
N
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 24. Selection of LCD segment drivers …continued
Type name
Number of elements at MUX
VDD (V)
VLCD (V) ffr (Hz)
VLCD (V) VLCD (V)
Tamb (C) Interface Package AEC-
charge temperature
Q100
1:1 1:2 1:3 1:4 1:6 1:8 1:9
pump
compensat.
PCA8543AHL
PCF8545ATT
PCF8545BTT
PCF8536AT[4]
PCF8536BT[4]
PCA8536AT[4]
PCA8536BT[4]
PCF8537AH
PCF8537BH
PCA8537AH
PCA8537BH
PCA9620H
60 120 -
240 -
-
-
2.5 to 5.5 2.5 to 9
60 to 300[1]
Y
Y
40 to 105 I2C
40 to 85 I2C
40 to 85 SPI
40 to 85 I2C
40 to 85 SPI
40 to 95 I2C
40 to 95 SPI
40 to 85 I2C
40 to 85 SPI
40 to 95 I2C
40 to 95 SPI
40 to 105 I2C
40 to 105 I2C
40 to 85 I2C, SPI
40 to 105 I2C, SPI
40 to 85 I2C
40 to 85 I2C
40 to 105 I2C
40 to 85 I2C
40 to 95 I2C
40 to 105 I2C
40 to 105 I2C, SPI
40 to 85 I2C
40 to 95 I2C
40 to 95 I2C
LQFP80
Y
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
176 252 320 -
176 252 320 -
176 252 320 -
176 252 320 -
176 252 320 -
176 252 320 -
176 276 352 -
176 276 352 -
176 276 352 -
176 276 352 -
240 320 480 -
240 320 480 -
1.8 to 5.5 2.5 to 5.5 60 to 300[1]
1.8 to 5.5 2.5 to 5.5 60 to 300[1]
N
N
N
N
N
N
Y
N
TSSOP56 N
TSSOP56 N
TSSOP56 N
TSSOP56 N
TSSOP56 Y
TSSOP56 Y
N
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
1.8 to 5.5 2.5 to 9
2.5 to 5.5 2.5 to 9
2.5 to 5.5 2.5 to 9
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
60 to 300[1]
N
N
N
N
44 88
44 88
44 88
44 88
Y[3]
Y[3]
Y[3]
Y[3]
Y[3]
Y[3]
N
TQFP64
TQFP64
TQFP64
TQFP64
LQFP80
bare die
bare die
bare die
bare die
bare die
bare die
bare die
bare die
bare die
bare die
bare die
bare die
bare die
N
N
Y
Y
Y
Y
N
Y
N
N
Y
N
Y
Y
Y
N
Y
Y
N
Y
Y
Y
Y
60 120 -
Y
PCA9620U
60 120 -
Y
PCF8552DUG[5] 36 72 108 144 -
PCA8552DUG[5] 36 72 108 144 -
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
1.8 to 5.5 1.8 to 5.5 32 to 128[1]
1.8 to 5.5 1.8 to 5.5 32 to 256[1]
1.8 to 5.5 2.5 to 6.5 77
N
N
N
N
N
N
N
N
Y
N
PCF8576DU
PCF8576EUG
PCA8576FUG
PCF85133U
PCA85133U
PCA85233U
40 80 120 160 -
40 80 120 160 -
40 80 120 160 -
80 160 240 320 -
80 160 240 320 -
80 160 240 320 -
N
1.8 to 5.5 2.5 to 6.5 77
N
1.8 to 5.5 2.5 to 8
1.8 to 5.5 2.5 to 6.5 82, 110[2]
200
N
N
1.8 to 5.5 2.5 to 8
1.8 to 5.5 2.5 to 8
2.5 to 5.5 4 to 12
1.8 to 5.5 1.8 to 8
1.8 to 5.5 1.8 to 8
1.8 to 5.5 1.8 to 8
82, 110[2]
N
150, 220[2]
45 to 300[1]
60 to 90[1]
60 to 90[1]
117 to 176[1]
45 to 300[1]
45 to 300[1]
N
Y[3]
PCA8530DUG[5] 102 204 -
408 -
PCF85132U
PCA85132U
PCA85232U
PCF8538UG
PCA8538UG
160 320 480 640 -
160 320 480 640 -
160 320 480 640 -
N
N
N
Y
N
N
N
102 204 -
102 204 -
408 612 816 918 2.5 to 5.5 4 to 12
408 612 816 918 2.5 to 5.5 4 to 12
Y[3]
Y[3]
40 to 85 I2C, SPI[2] bare die
40 to 105 I2C, SPI[2] bare die
Y
[1] Can be selected by command.
[2] Can be selected by pin configuration.
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
[3] Extra feature: Temperature sensor.
[4] Extra feature: 6 PWM channels.
[5] In development.
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
20. Abbreviations
Table 25. Abbreviations
Acronym
CDM
DC
Description
Charged-Device Model
Direct Current
HBM
I2C
Human Body Model
Inter-Integrated Circuit
Integrated Circuit
IC
LCD
LSB
MM
Liquid Crystal Display
Least Significant Bit
Machine Model
MOS
MSB
MSL
PCB
POR
RC
Metal-Oxide Semiconductor
Most Significant Bit
Moisture Sensitivity Level
Printed-Circuit Board
Power-On Reset
Resistance-Capacitance
Random Access Memory
Root Mean Square
Serial CLock line
RAM
RMS
SCL
SDA
SMD
Serial DAta line
Surface-Mount Device
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
55 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
21. References
[1] AN10170 — Design guidelines for COG modules with NXP monochrome LCD
drivers
[2] AN10365 — Surface mount reflow soldering description
[3] AN10706 — Handling bare die
[4] AN11267 — EMC and system level ESD design guidelines for LCD drivers
[5] IEC 60134 — Rating systems for electronic tubes and valves and analogous
semiconductor devices
[6] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena
[7] IPC/JEDEC J-STD-020D — Moisture/Reflow Sensitivity Classification for
Nonhermetic Solid State Surface Mount Devices
[8] JESD22-A114 — Electrostatic Discharge (ESD) Sensitivity Testing Human Body
Model (HBM)
[9] JESD22-A115 — Electrostatic Discharge (ESD) Sensitivity Testing Machine Model
(MM)
[10] JESD22-C101 — Field-Induced Charged-Device Model Test Method for
Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
[11] JESD78 — IC Latch-Up Test
[12] UM10204 — I2C-bus specification and user manual
[13] UM10569 — Store and transport requirements
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
56 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
22. Revision history
Table 26. Revision history
Document ID
PCF8576C v.13
Modifications:
Release date
20131216
Data sheet status
Change notice
Supersedes
Product data sheet
-
PCF8576C v.12
• Changed product ordering information
• Enhanced the description of connecting segment and backplane outputs in a cascade
(Section 13)
PCF8576C v.12
PCF8576C v.11
PCF8576C v.10
PCF8576C v.9
PCF8576C v.8
PCF8576C v.7
PCF8576C v.6
PCF8576C v.5
PCF8576C v.4
PCF8576C v.3
PCF8576C v.2
PCF8576C v.1
20130716
20120330
20100722
20090709
20041122
20011002
19980730
19971114
19970402
19970203
19961209
19950630
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product specification
Product specification
Product specification
Product specification
Product specification
Product specification
Product specification
Product specification
-
-
-
-
-
-
-
-
-
-
-
-
PCF8576C v.11
PCF8576C v.10
PCF8576C v.9
PCF8576C v.8
PCF8576C v.7
PCF8576C v.6
PCF8576C v.5
PCF8576C v.4
PCF8576C v.3
PCF8576C v.2
PCF8576C v.1
-
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
57 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
23. Legal information
23.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
23.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
23.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
58 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Bare die — All die are tested on compliance with their related technical
specifications as stated in this data sheet up to the point of wafer sawing and
are handled in accordance with the NXP Semiconductors storage and
transportation conditions. If there are data sheet limits not guaranteed, these
will be separately indicated in the data sheet. There are no post-packing tests
performed on individual die or wafers.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors has no control of third party procedures in the sawing,
handling, packing or assembly of the die. Accordingly, NXP Semiconductors
assumes no liability for device functionality or performance of the die or
systems after third party sawing, handling, packing or assembly of the die. It
is the responsibility of the customer to test and qualify their application in
which the die is used.
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
All die sales are conditioned upon and subject to the customer entering into a
written die sale agreement with NXP Semiconductors through its legal
department.
23.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
I2C-bus — logo is a trademark of NXP B.V.
24. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
59 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
25. Tables
Table 1. Ordering information . . . . . . . . . . . . . . . . . . . . .2
Table 2. Ordering options. . . . . . . . . . . . . . . . . . . . . . . . .2
Table 3. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2
Table 4. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .7
Table 5. Selection of possible display configurations . . . .8
Table 6. Biasing characteristics . . . . . . . . . . . . . . . . . . .10
Table 7. LCD frame frequencies [1] . . . . . . . . . . . . . . . .18
Table 8. Blink frequencies . . . . . . . . . . . . . . . . . . . . . . .23
Table 9. Definition of PCF8576C commands . . . . . . . . .27
Table 10. Mode-set command bit description . . . . . . . . .28
Table 11. Load-data-pointer command bit description . . .28
Table 12. Device-select command bit description . . . . . .28
Table 13. Bank-select command bit description . . . . . . .29
Table 14. Blink-select command bit description . . . . . . . .29
Table 15. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .31
Table 16. Static characteristics . . . . . . . . . . . . . . . . . . . .32
Table 17. Dynamic characteristics . . . . . . . . . . . . . . . . . .35
Table 18. Addressing cascaded PCF8576C . . . . . . . . . .37
Table 19. Pad and bump description for PCF8576CU . . .45
Table 20. Alignment marks. . . . . . . . . . . . . . . . . . . . . . . .46
Table 21. Description of tray details . . . . . . . . . . . . . . . . .48
Table 22. SnPb eutectic process (from J-STD-020D) . . .50
Table 23. Lead-free process (from J-STD-020D) . . . . . .50
Table 24. Selection of LCD segment drivers . . . . . . . . . .52
Table 25. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . .55
Table 26. Revision history . . . . . . . . . . . . . . . . . . . . . . . .57
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
60 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
26. Figures
Fig 1. Block diagram of PCF8576C . . . . . . . . . . . . . . . . .3
Fig 2. Pin configuration for LQFP64 (PCF8576CHL/1) . .4
Fig 3. Pin configuration for VSO56 (PCF8576CT/1) . . . .5
Fig 4. Pin locations of PCF8576CU/F1 and
PCF8576CU/2/F2 . . . . . . . . . . . . . . . . . . . . . . . . .6
Fig 5. Example of displays suitable for PCF8576C . . . . .8
Fig 6. Typical system configuration . . . . . . . . . . . . . . . . .9
Fig 7. Electro-optical characteristic: relative
transmission curve of the liquid . . . . . . . . . . . . . .12
Fig 8. Static drive mode waveforms. . . . . . . . . . . . . . . .13
Fig 9. Waveforms for the 1:2 multiplex drive mode
with 1⁄2 bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Fig 10. Waveforms for the 1:2 multiplex drive mode
with 1⁄3 bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Fig 11. Waveforms for the 1:3 multiplex drive mode
with 1⁄3 bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
Fig 12. Waveforms for the 1:4 multiplex mode
with 1⁄3 bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Fig 13. Display RAM bit map . . . . . . . . . . . . . . . . . . . . . .20
Fig 14. Relationship between LCD layout, drive mode,
display RAM filling order, and display data
transmitted over the I2C-bus . . . . . . . . . . . . . . . .21
Fig 15. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
Fig 16. Definition of START and STOP conditions. . . . . .24
Fig 17. System configuration . . . . . . . . . . . . . . . . . . . . . .25
Fig 18. Acknowledgement of the I2C-bus . . . . . . . . . . . .25
Fig 19. I2C-bus protocol. . . . . . . . . . . . . . . . . . . . . . . . . .27
Fig 20. General format of the command byte . . . . . . . . .27
Fig 21. Device protection diagram. . . . . . . . . . . . . . . . . .30
Fig 22. ISS as a function of ffr . . . . . . . . . . . . . . . . . . . . . .33
Fig 23. IDD(LCD) as a function of ffr . . . . . . . . . . . . . . . . . .33
Fig 24. ISS as a function of VDD . . . . . . . . . . . . . . . . . . . .34
Fig 25. IDD(LCD) as a function of VDD . . . . . . . . . . . . . . . .34
Fig 26. RO(max) as a function of VDD. . . . . . . . . . . . . . . . .34
Fig 27. RO(max) as a function of Tamb . . . . . . . . . . . . . . . .34
Fig 28. Driver timing waveforms . . . . . . . . . . . . . . . . . . .36
Fig 29. I2C-bus timing waveforms . . . . . . . . . . . . . . . . . .36
Fig 30. Cascaded PCF8576C configuration . . . . . . . . . .38
Fig 31. Synchronization of the cascade for the various
PCF8576C drive modes . . . . . . . . . . . . . . . . . . .39
Fig 32. Single plane wiring of packaged PCF8576CT . . .40
Fig 33. Package outline SOT314-2 (LQFP64) of
PCF8576CHL/1 . . . . . . . . . . . . . . . . . . . . . . . . . .41
Fig 34. Package outline SOT190-1 (VSO56) of
PCF8576CT/1 . . . . . . . . . . . . . . . . . . . . . . . . . . .42
Fig 35. Bare die outline of PCF8576CU/2/F2 . . . . . . . . .43
Fig 36. Bare die outline of PCF8576CU/F1 . . . . . . . . . . .44
Fig 37. Tray details . . . . . . . . . . . . . . . . . . . . . . . . . . . . .47
Fig 38. Tray alignment . . . . . . . . . . . . . . . . . . . . . . . . . . .48
Fig 39. Temperature profiles for large and small
components . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 13 — 16 December 2013
61 of 62
PCF8576C
NXP Semiconductors
Universal LCD driver for low multiplex rates
27. Contents
1
General description. . . . . . . . . . . . . . . . . . . . . . 1
7.18.5
7.19
Blink-select command . . . . . . . . . . . . . . . . . . 29
Display controller . . . . . . . . . . . . . . . . . . . . . . 29
2
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 2
Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
8
Internal circuitry . . . . . . . . . . . . . . . . . . . . . . . 30
Safety notes. . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 31
3
3.1
4
9
10
11
11.1
11.2
Static characteristics . . . . . . . . . . . . . . . . . . . 32
Typical supply current characteristics . . . . . . 33
Typical LCD output characteristics. . . . . . . . . 34
5
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 7
12
Dynamic characteristics. . . . . . . . . . . . . . . . . 35
Application information . . . . . . . . . . . . . . . . . 37
Cascaded operation. . . . . . . . . . . . . . . . . . . . 37
Package outline. . . . . . . . . . . . . . . . . . . . . . . . 41
Bare die outline . . . . . . . . . . . . . . . . . . . . . . . . 43
Handling information . . . . . . . . . . . . . . . . . . . 47
Packing information . . . . . . . . . . . . . . . . . . . . 47
Tray information . . . . . . . . . . . . . . . . . . . . . . . 47
13
13.1
14
7
7.1
7.2
7.3
7.3.1
7.4
7.4.1
7.4.2
7.4.3
7.4.4
7.5
7.5.1
7.5.2
7.6
7.7
7.8
7.9
7.10
7.11
7.12
7.13
7.14
7.14.1
7.14.2
7.15
7.16
7.16.1
7.16.2
7.16.3
7.16.4
7.16.5
7.16.6
7.17
7.18
7.18.1
7.18.2
7.18.3
7.18.4
Functional description . . . . . . . . . . . . . . . . . . . 8
Power-On-Reset (POR) . . . . . . . . . . . . . . . . . . 9
LCD bias generator . . . . . . . . . . . . . . . . . . . . . 9
LCD voltage selector . . . . . . . . . . . . . . . . . . . . 9
Electro-optical performance . . . . . . . . . . . . . . 11
LCD drive mode waveforms . . . . . . . . . . . . . . 13
Static drive mode . . . . . . . . . . . . . . . . . . . . . . 13
1:2 Multiplex drive mode. . . . . . . . . . . . . . . . . 14
1:3 Multiplex drive mode. . . . . . . . . . . . . . . . . 16
1:4 multiplex drive mode. . . . . . . . . . . . . . . . . 17
Oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Internal clock . . . . . . . . . . . . . . . . . . . . . . . . . 18
External clock . . . . . . . . . . . . . . . . . . . . . . . . . 18
Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Display register. . . . . . . . . . . . . . . . . . . . . . . . 19
Shift register . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Segment outputs. . . . . . . . . . . . . . . . . . . . . . . 19
Backplane outputs . . . . . . . . . . . . . . . . . . . . . 19
Display RAM. . . . . . . . . . . . . . . . . . . . . . . . . . 19
Data pointer . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Sub-address counter . . . . . . . . . . . . . . . . . . . 22
Bank selector . . . . . . . . . . . . . . . . . . . . . . . . . 23
Output bank selector . . . . . . . . . . . . . . . . . . . 23
Input bank selector . . . . . . . . . . . . . . . . . . . . . 23
Blinking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Characteristics of the I2C-bus. . . . . . . . . . . . . 24
Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
START and STOP conditions . . . . . . . . . . . . . 24
System configuration . . . . . . . . . . . . . . . . . . . 24
Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 25
PCF8576C I2C-bus controller. . . . . . . . . . . . . 26
Input filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
I2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . . 26
Command decoder. . . . . . . . . . . . . . . . . . . . . 27
Mode-set command . . . . . . . . . . . . . . . . . . . . 28
Load-data-pointer command. . . . . . . . . . . . . . 28
Device-select command . . . . . . . . . . . . . . . . . 28
Bank-select command . . . . . . . . . . . . . . . . . . 29
15
16
17
17.1
18
Soldering of SMD packages. . . . . . . . . . . . . . 49
Introduction to soldering. . . . . . . . . . . . . . . . . 49
Wave and reflow soldering. . . . . . . . . . . . . . . 49
Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 49
Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 50
18.1
18.2
18.3
18.4
19
19.1
20
Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
LCD segment driver selection . . . . . . . . . . . . 52
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 55
References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Revision history . . . . . . . . . . . . . . . . . . . . . . . 57
21
22
23
Legal information . . . . . . . . . . . . . . . . . . . . . . 58
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 58
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 59
23.1
23.2
23.3
23.4
24
25
26
27
Contact information . . . . . . . . . . . . . . . . . . . . 59
Tables. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2013.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 16 December 2013
Document identifier: PCF8576C
相关型号:
PCF8576DH/2,518
IC LIQUID CRYSTAL DISPLAY DRIVER, PQFP64, 10 X 10 MM, 1 MM HEIGHT, PLASTIC, MS-026, SOT-357-1, TQFP-64, Display Driver
NXP
©2020 ICPDF网 联系我们和版权申明