PH1825AL,115 [NXP]
PH1825AL - N-channel TrenchMOS logic level FET SOIC 4-Pin;
| 型号： | PH1825AL,115 |
| 厂家： | 
NXP |
| 描述： | PH1825AL - N-channel TrenchMOS logic level FET SOIC 4-Pin |
| 文件： | 总13页 (文件大小：206K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PH1825AL
N-channel TrenchMOS logic level FET
Rev. 01 — 22 April 2009
Product data sheet
1. Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product is designed and qualified for use in
computing, communications, consumer and industrial applications only.
1.2 Features and benefits
100% gate resistance tested
100% Ruggedness tested
Lead-free package
Optimimzed for use in DC-to-DC
converters
Very low switching and conduction
losses
Logic level compatible
1.3 Applications
DC-to-DC converters
Notebook computers
Switched-mode power supplies
Voltage regulators
1.4 Quick reference data
Table 1.
Quick reference
Symbol Parameter
Conditions
drain-source voltage Tj ≥ 25 °C; Tj ≤ 150 °C
Min
Typ
Max Unit
VDS
ID
-
-
-
-
25
V
A
drain current
Tmb = 25 °C; VGS = 10 V;
see Figure 1; see Figure 3
[1]
100
Dynamic characteristics
QGD gate-drain charge
VGS = 4.5 V; ID = 25 A;
VDS = 12 V; see Figure 12;
see Figure 13
-
-
8
-
nC
Static characteristics
RDSon
drain-source
VGS = 10 V; ID = 25 A;
Tj = 25 °C; see Figure 10;
see Figure 11
1.4
1.8
mΩ
on-state resistance
[1] Continuous current is limited by package.
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
2. Pinning information
Table 2.
Pinning information
Pin
1
Symbol Description
Simplified outline
Graphic symbol
S
S
S
G
D
source
source
source
gate
mb
D
2
3
G
4
mbb076
S
mb
mounting base; connected to
drain
1
2 3 4
SOT669
(LFPAK)
3. Ordering information
Table 3.
Ordering information
Type number
Package
Name
Description
plastic single-ended surface-mounted package (LFPAK); 4 leads
Version
PH1825AL
LFPAK
SOT669
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDS
Parameter
Conditions
Min
Max
25
Unit
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
Tj ≥ 25 °C; Tj ≤ 150 °C
Tj ≥ 25 °C; Tj ≤ 150 °C; RGS = 20 kΩ
-
V
V
V
A
A
VDGR
VGS
-
25
-20
20
ID
VGS = 10 V; Tmb = 100 °C; see Figure 1
-
-
100
100
VGS = 10 V; Tmb = 25 °C; see Figure 1;
see Figure 3
[1]
IDM
Ptot
Tstg
Tj
peak drain current
tp ≤ 10 µs; pulsed; Tmb = 25 °C; see Figure 3
-
697
104
150
150
A
total power dissipation Tmb = 25 °C; see Figure 2
storage temperature
-
W
°C
°C
-55
-55
junction temperature
Source-drain diode
IS
source current
peak source current
Tmb = 25 °C;
[1]
-
-
100
697
A
A
ISM
tp ≤ 10 µs; pulsed; Tmb = 25 °C
Avalanche ruggedness
EDS(AL)S
non-repetitive
VGS = 10 V; Tj(init) = 25 °C; ID = 100 A; Vsup ≤ 25 V;
-
239
mJ
drain-source avalanche tp = 0.15 ms; RGS = 50 Ω; unclamped
energy
[1] Continuous current is limited by package.
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
2 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
03aa15
003aac992
120
180
ID
(A)
P
(%)
der
80
120
(1)
40
60
0
0
0
50
100
150
200
0
50
100
150
200
Tmb ( C)
°
T
mb
(°C)
Fig 1. Continuous drain current as a function of
mounting base temperature
Fig 2. Normalized total power dissipation as a
function of mounting base temperature
003aac991
103
ID
Limit RDSon = VDS / ID
(A)
μ
tp = 10 s
102
(1 )
μ
100 s
1 ms
10
1
DC
10 ms
100 ms
10-1
10-1
1
10
102
VDS (V)
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
3 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
5. Thermal characteristics
Table 5.
Symbol
Rth(j-mb)
Thermal characteristics
Parameter
Conditions
Min
Typ
Max
Unit
thermal resistance from see Figure 4
junction to mounting
base
-
-
1.2
K/W
003aac330
10
Zth (j-mb)
(K/W)
1
δ
= 0.5
0.2
0.1
10-1
10-2
10-3
0.05
0.02
t
p
P
δ =
T
single shot
t
t
p
T
10-6
10-5
10-4
10-3
10-2
10-1
1
tp (s)
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
4 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
6. Characteristics
Table 6.
Symbol
Characteristics
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS
drain-source
breakdown voltage
ID = 250 µA; VGS = 0 V; Tj = 25 °C
ID = 250 µA; VGS = 0 V; Tj = -55 °C
25
-
-
V
V
V
23.2
1.3
-
-
VGS(th)
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 °C;
1.7
2.15
voltage
see Figure 8; see Figure 9
ID = 1 mA; VDS = VGS; Tj = 150 °C;
see Figure 8; see Figure 9
0.65
-
-
-
-
V
V
ID = 1 mA; VDS = VGS; Tj = -55 °C;
see Figure 8; see Figure 9
2.45
IDSS
drain leakage current
gate leakage current
VDS = 25 V; VGS = 0 V; Tj = 25 °C
VDS = 25 V; VGS = 0 V; Tj = 150 °C
VGS = 16 V; VDS = 0 V; Tj = 25 °C
VGS = -16 V; VDS = 0 V; Tj = 25 °C
-
-
-
-
-
-
1
µA
µA
nA
nA
mΩ
-
100
100
100
2.7
IGSS
-
-
RDSon
drain-source on-state
resistance
VGS = 4.5 V; ID = 25 A; Tj = 25 °C;
see Figure 10
2
VGS = 10 V; ID = 25 A; Tj = 150 °C;
see Figure 10
-
-
-
2.4
3.1
1.8
1.5
mΩ
mΩ
Ω
VGS = 10 V; ID = 25 A; Tj = 25 °C;
1.4
see Figure 10; see Figure 11
RG
gate resistance
f = 1 MHz
0.95
Dynamic characteristics
QG(tot)
total gate charge
ID = 25 A; VDS = 12 V; VGS = 4.5 V;
see Figure 12; see Figure 13
-
31
-
nC
ID = 0 A; VDS = 0 V; VGS = 4.5 V
-
-
-
24.5
10.4
5.4
-
-
-
nC
nC
nC
QGS
gate-source charge
ID = 25 A; VDS = 12 V; VGS = 4.5 V;
see Figure 12; see Figure 13
QGS(th)
pre-threshold
gate-source charge
QGS(th-pl)
post-threshold
-
5
-
nC
gate-source charge
QGD
gate-drain charge
-
-
8
-
-
nC
V
VGS(pl)
gate-source plateau
voltage
VDS = 12 V; see Figure 12;
see Figure 13
2.54
Ciss
input capacitance
VDS = 12 V; VGS = 0 V; f = 1 MHz;
Tj = 25 °C; see Figure 14
-
-
4300
4800
-
-
pF
pF
VDS = 0 V; VGS = 0 V; f = 1 MHz;
Tj = 25 °C
Coss
Crss
output capacitance
VDS = 12 V; VGS = 0 V; f = 1 MHz;
Tj = 25 °C; see Figure 14
-
-
1100
390
-
-
pF
pF
reverse transfer
capacitance
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
5 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
Table 6.
Symbol
td(on)
tr
Characteristics …continued
Parameter
Conditions
Min
Typ
47
Max
Unit
ns
turn-on delay time
rise time
VDS = 12 V; RL = 0.5 Ω; VGS = 4.5 V;
RG(ext) = 5.6 Ω
-
-
-
-
-
-
-
-
72
ns
td(off)
tf
turn-off delay time
fall time
54
ns
29
ns
Source-drain diode
VSD
source-drain voltage
IS = 25 A; VGS = 0 V; Tj = 25 °C;
see Figure 15
-
0.82
1.2
V
trr
reverse recovery time
recovered charge
IS = 20 A; dIS/dt = -100 A/s; VGS = 0 V;
VDS = 25 V
-
-
43
53
-
-
ns
Qr
nC
003aac853
003aac855
100
ID
(A)
80
100
10 4.5
VGS (V) =
3.2
ID
(A)
75
50
25
0
3.1
3
60
40
20
0
T = 150
j
C
°
25 C
°
2.9
2.8
2.7
2.6
0
0.5
1
1.5
2
0
1
2
3
4
V
DS (V)
VGS (V)
Fig 6. Transfer characteristics: drain current as a
function of gate-source voltage; typical values
Fig 5. Output characteristics: drain current as a
function of drain-source voltage; typical values
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
6 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
003aac325
003aac858
Ciss
10-3
104
C
ID
(pF)
(A)
Crss
10-4
10-5
10-6
min
typ
max
103
102
0
1
2
3
10-1
1
10
VGS (V)
V
GS (V)
Fig 7. Input and reverse transfer capacitances as a
function of gate-source voltage; typical values
Fig 8. Sub-threshold drain current as a function of
gate-source voltage
003aac337
003aac338
3
2
a
VGS(th)
(V)
1.6
max
2
1.2
0.8
0.4
0
typ
min
1
0
-60
0
60
120
180
-60
0
60
120
180
Tj (°C)
Tj (°C)
Fig 9. Gate-source threshold voltage as a function of
junction temperature
Fig 10. Normalized drain-source on-state resistance
factor as a function of junction temperature
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
7 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
003aac854
20
V
DS
2.7 2.8
2.9
3
3.2
VGS (V) = 3.1
RDSon
Ω
(m
)
I
D
15
10
5
V
GS(pl)
V
GS(th)
V
GS
Q
Q
GS1
GS2
Q
Q
GD
GS
Q
G(tot)
4.5
10
003aaa508
0
Fig 12. Gate charge waveform definitions
0
25
50
75
100
ID (A)
Fig 11. Drain-source on-state resistance as a function
of drain current; typical values.
003aac859
003aac857
10
104
ID = 25 A
VGS
T = 25
j
C
°
(V)
C
(pF)
8
6
4
2
0
Ciss
12 V
103
Coss
Crss
102
0
20
40
60
80
10-1
1
10
102
VDS (V)
Q
G (nC)
Fig 13. Gate-source voltage as a function of turn-on
gate chare; typical values.
Fig 14. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
8 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
003aac856
100
IS
(A)
80
60
40
20
0
°
150
C
°
Tj = 25
C
0
0.25
0.5
0.75
1
V
SD (V)
Fig 15. Source current as a function of source drain voltage; typical values.
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
9 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
7. Package outline
Plastic single-ended surface-mounted package (LFPAK); 4 leads
SOT669
A
2
E
A
C
c
E
1
b
2
2
b
3
L
1
mounting
base
b
4
D
1
D
H
L
2
1
2
3
4
X
e
w
M
c
A
b
1/2 e
A
(A )
3
C
A
1
θ
L
detail X
y
C
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
D
(1)
D
(1)
(1)
1
A
A
A
H
L
L
L
2
w
y
θ
UNIT
A
b
b
b
b
c
c
E
E
1
e
1
2
3
1
2
3
4
2
max
1.20 0.15 1.10
1.01 0.00 0.95
0.50 4.41 2.2 0.9 0.25 0.30 4.10
0.35 3.62 2.0 0.7 0.19 0.24 3.80
5.0 3.3
4.8 3.1
6.2 0.85 1.3 1.3
5.8 0.40 0.8 0.8
8°
0°
mm
0.25
4.20
1.27
0.25 0.1
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
04-10-13
06-03-16
SOT669
MO-235
Fig 16. Package outline SOT669 (LFPAK)
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
10 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
8. Revision history
Table 7.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
PH1825AL_1
20090422
Product data sheet
-
-
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
11 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
9. Legal information
9.1 Data sheet status
Document status [1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product
status information is available on the Internet at URL http://www.nxp.com.
Applications — Applications that are described herein for any of these
9.2 Definitions
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) may cause permanent
damage to the device. Limiting values are stress ratings only and operation of
the device at these or any other conditions above those given in the
Characteristics sections of this document is not implied. Exposure to limiting
values for extended periods may affect device reliability.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of sale — NXP Semiconductors products are sold
subject to the general terms and conditions of commercial sale, as published
at http://www.nxp.com/profile/terms, including those pertaining to warranty,
intellectual property rights infringement and limitation of liability, unless
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of
any inconsistency or conflict between information in this document and such
terms and conditions, the latter will prevail.
9.3 Disclaimers
General — Information in this document is believed to be accurate and
reliable. However, NXP Semiconductors does not give any representations or
warranties, expressed or implied, as to the accuracy or completeness of such
information and shall have no liability for the consequences of use of such
information.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Export control — This document as well as the item(s) described herein may
be subject to export control regulations. Export might require a prior
authorization from national authorities.
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
TrenchMOS — is a trademark of NXP B.V.
10. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PH1825AL_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 22 April 2009
12 of 13
PH1825AL
NXP Semiconductors
N-channel TrenchMOS logic level FET
11. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1.1
1.2
1.3
1.4
General description . . . . . . . . . . . . . . . . . . . . . .1
Features and benefits. . . . . . . . . . . . . . . . . . . . .1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Quick reference data . . . . . . . . . . . . . . . . . . . . .1
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2
Ordering information. . . . . . . . . . . . . . . . . . . . . .2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .2
Thermal characteristics . . . . . . . . . . . . . . . . . . .4
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .5
Package outline . . . . . . . . . . . . . . . . . . . . . . . . .10
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .11
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .12
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .12
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .12
9.1
9.2
9.3
9.4
10
Contact information. . . . . . . . . . . . . . . . . . . . . .12
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2009.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 22 April 2009
Document identifier: PH1825AL_1
相关型号：
PH1955L
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
NXP
PH19SGA
Board Connector, 9 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Receptacle
ADAM-TECH
PH19WBSMT
Board Connector, 9 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Receptacle
ADAM-TECH
©2020 ICPDF网 联系我们和版权申明