PHD108NQ03LT [NXP]
TrenchMOS logic level FET; 的TrenchMOS逻辑电平FET
| 型号： | PHD108NQ03LT |
| 厂家： | 
NXP |
| 描述： | TrenchMOS logic level FET |
| 文件： | 总14页 (文件大小：252K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PHP/PHB/PHD108NQ03LT
TrenchMOS™ logic level FET
Rev. 02 — 11 September 2002
Product data
1. Product profile
1.1 Description
N-channel enhancement mode field-effect transistor in a plastic package using
TrenchMOS™ technology.
Product availability:
PHP108NQ03LT in SOT78 (TO-220AB)
PHB108NQ03LT in SOT404 (D2-PAK)
PHD108NQ03LT in SOT428 (D-PAK).
1.2 Features
■ Logic level compatible
■ Very low on-state resistance
■ Switched mode power supplies
1.3 Applications
■ DC to DC converters
1.4 Quick reference data
■ VDS = 25 V
■ Ptot = 180 W
■ ID = 75 A
■ RDSon ≤ 6 mΩ
2. Pinning information
Table 1:
Pinning - SOT78, SOT404, SOT428, simplified outline and symbol
Pin
1
Description
gate (g)
Simplified outline
Symbol
d
s
mb
mb
mb
[1]
2
drain (d)
3
source (s)
g
mb
mounting base,
connected to
drain (d)
MBB076
2
2
1
3
1
3
Top view
MBK091
MBK116
MBK106
1
2 3
SOT78 (TO-220AB) SOT404 (D2-PAK)
SOT428 (D-PAK)
[1] It is not possible to make connection to pin 2 of the SOT404 or SOT428 packages.
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
3. Limiting values
Table 2:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
Conditions
25 °C ≤ Tj ≤ 175 oC
25 °C ≤ Tj ≤ 175 oC; RGS = 20 kΩ
Tmb = 25 °C; VGS = 5 V; Figure 2 and 3
Tmb = 100 °C; VGS = 5 V; Figure 2 and 3
Min
Max
25
Unit
V
VDS
VDGR
ID
drain-source voltage (DC)
-
drain-gate voltage (DC)
drain current (DC)
-
25
V
-
75
A
-
60
A
VGS
IDM
Ptot
Tstg
Tj
gate-source voltage
peak drain current
-
±20
108
180
+175
+175
V
Tmb = 25 °C; pulsed; tp ≤ 10 µs; Figure 3
Tmb = 25 °C; Figure 1
-
A
total power dissipation
storage temperature
junction temperature
-
W
°C
°C
−55
−55
Source-drain diode
IS
source (diode forward) current (DC) Tmb = 25 °C
-
-
75
A
A
ISM
peak source (diode forward) current Tmb = 25 °C; pulsed; tp ≤ 10 µs
108
Avalanche ruggedness
EDS(AL)S non-repetitive drain-source
avalanche energy
unclamped inductive load; ID = 43 A;
tp = 0.25 ms; VDD ≤ 15 V; RGS = 50 Ω;
VGS = 10 V; starting Tj = 25 °C
-
180
mJ
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
2 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
03aa16
03aa24
120
120
P
der
(%)
I
der
(%)
80
80
40
40
0
0
0
50
100
150
200
( C)
0
50
100
150
200
°
T
mb
°
( C)
T
mb
V
GS ≥ 5 V
Ptot
Pder
=
× 100%
-----------------------
ID
P
°
tot(25 C)
Ider
=
× 100%
-------------------
I
°
D(25 C)
Fig 1. Normalized total power dissipation as a
function of mounting base temperature.
Fig 2. Normalized continuous drain current as a
function of mounting base temperature.
003aaa190
3
10
I
D
Limit R
= V
/ I
DS D
DSon
(A)
t
p
= 10 µs
2
10
100 µs
DC
1 ms
10
10 ms
1
2
10
1
10
V
(V)
DS
Tmb = 25 °C; IDM is single pulse
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
3 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
4. Thermal characteristics
Table 3:
Symbol Parameter
Rth(j-mb) thermal resistance from junction to mounting base Figure 4
Thermal characteristics
Conditions
Min Typ Max Unit
-
-
0.8 K/W
Rth(j-a)
thermal resistance from junction to ambient
SOT78
vertical in still air
-
-
60
75
-
-
K/W
K/W
SOT428
SOT428 minimum footprint;
mounted on a PCB
SOT404 and SOT428
SOT404 minimum footprint;
mounted on a PCB
-
50
-
K/W
4.1 Transient thermal impedance
003aaa191
1
Z
th(j-mb)
(K/W)
δ = 0.5
0.2
0.1
-1
10
0.05
0.02
t
p
single pulse
P
δ =
T
t
t
p
T
-2
10
-5
10
-4
10
-3
10
-2
10
-1
10
1
t
(s)
p
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
4 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
5. Characteristics
Table 4:
Characteristics
Tj = 25 °C unless otherwise specified.
Symbol Parameter
Conditions
Min Typ Max Unit
Static characteristics
V(BR)DSS drain-source breakdown voltage
ID = 250 µA; VGS = 0 V
Tj = 25 °C
25
22
1
-
-
-
-
V
V
V
Tj = −55 °C
-
VGS(th)
IDSS
gate-source threshold voltage
drain-source leakage current
ID = 1 mA; VDS = VGS; Figure 9
VDS = 25 V; VGS = 0 V
Tj = 25 °C
2
-
-
-
0.05
-
1
µA
Tj = 175 °C
500 µA
IGSS
gate-source leakage current
VGS = ±10 V; VDS = 0 V
VGS = 5 V; ID = 25 A; Figure 7 and 8
Tj = 25 °C
0.02 100 nA
RDSon
drain-source on-state resistance
-
-
-
6.2
10
7.5
14
mΩ
mΩ
mΩ
Tj = 175 °C
VGS = 10 V; ID = 25 A
5.1
6.0
Dynamic characteristics
Qg(tot)
Qgs
Qgd
Ciss
Coss
Crss
td(on)
tr
total gate charge
gate-source charge
gate-drain (Miller) charge
input capacitance
output capacitance
reverse transfer capacitance
turn-on delay time
rise time
ID = 40 A; VDD = 15 V; VGS = 5 V; Figure 13
VGS = 0 V; VDS = 25 V; f = 1 MHz; Figure 11
VDD = 15 V; RD = 0.6 Ω; VGS = 5 V; RG = 10 Ω
-
-
-
-
-
-
-
-
-
-
23
-
nC
nC
nC
pF
pF
pF
ns
ns
ns
ns
8.4
7.3
-
9.9
1990 -
580
230
24
-
-
-
-
-
-
102
53
td(off)
tf
turn-off delay time
fall time
54
Source-drain diode
VSD
trr
source-drain (diode forward) voltage IS = 25 A; VGS = 0 V; Figure 12
-
-
-
0.9
34
27
1.2
V
reverse recovery time
recovered charge
IS = 20 A; dIS/dt = −100 A/µs; VGS = 0 V;
VDS = 25 V
-
-
ns
nC
Qr
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
5 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
003aaa192
003aaa193
40
40
10 V
5 V
V
> I x R
D DSon
I
DS
D
I
D
(A)
4 V
(A)
30
3.5 V
30
3 V
20
10
0
20
10
0
2.8 V
2.6 V
°
°
T = 175 C
25 C
j
2.4 V
2.2 V
0
0.5
1
1.5
2
1
2
3
4
V
(V)
V
(V)
GS
DS
Tj = 25 °C
Tj = 25 °C and 175 °C; VDS > ID × RDSon
Fig 5. Output characteristics: drain current as a
function of drain-source voltage; typical values.
Fig 6. Transfer characteristics: drain current as a
function of gate-source voltage; typical values.
003aaa194
03aa27
0.1
2
2.6 V
R
V
= 2.8 V
DSon
(Ω)
GS
a
0.08
1.5
0.06
0.04
0.02
0
1
0.5
0
3 V
3.5 V
5 V
10 V
0
5
10
15
20
-60
0
60
120
180
I
D
(A)
°
T ( C)
j
Tj = 25 °C
RDSon
-----------------------------
RDSon(25°C)
a =
Fig 7. Drain-source on-state resistance as a function
of drain current; typical values.
Fig 8. Normalized drain source on-state resistance
factor as a function of junction temperature.
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
6 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
03aa33
03aa36
-1
2.5
10
I
V
D
GS(th)
(A)
(V)
-2
2
1.5
1
10
max
-3
10
typ
min
typ
max
min
-4
-5
-6
10
10
10
0.5
0
-60
0
60
120
180
0
1
2
3
°
T ( C)
V
(V)
GS
j
ID = 1 mA; VDS = VGS
Tj = 25 °C; VDS = 5 V
Fig 9. Gate-source threshold voltage as a function of
junction temperature.
Fig 10. Sub-threshold drain current as a function of
gate-source voltage.
003aaa195
003aaa196
4
10
20
I
S
(A)
C
(pF)
15
C
iss
3
10
10
5
C
C
oss
rss
°
175 C
°
T = 25 C
j
2
10
0
-1
2
10
1
10
10
0.2
0.4
0.6
0.8
1
V
(V)
V
(V)
DS
SD
VGS = 0 V; f = 1 MHz
Tj = 25 °C and 175 °C; VGS = 0 V
Fig 11. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values.
Fig 12. Source (diode forward) current as a function of
source-drain (diode forward) voltage; typical
values.
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
7 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
003aaa197
10
V
GS
(V)
8
6
4
2
0
0
10
20
30
40
Q
(nC)
G
ID = 40 A; VDD = 15 V
Fig 13. Gate-source voltage as a function of gate charge; typical values.
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
8 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
6. Package outline
Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB
SOT78
E
p
A
A
1
q
mounting
base
D
1
D
(1)
L
L
2
1
Q
b
1
L
1
2
3
b
c
e
e
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
b
L
max.
(1)
2
e
A
b
D
E
L
D
L
1
A
c
UNIT
p
q
Q
1
1
1
4.5
4.1
1.39
1.27
0.9
0.7
1.3
1.0
0.7
0.4
15.8
15.2
6.4
5.9
10.3
9.7
15.0
13.5
3.30
2.79
3.8
3.6
3.0
2.7
2.6
2.2
mm
3.0
2.54
Note
1. Terminals in this zone are not tinned.
REFERENCES
JEDEC
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
EIAJ
SC-46
00-09-07
01-02-16
SOT78
3-lead TO-220AB
Fig 14. SOT78 (TO-220AB).
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
9 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
2
Plastic single-ended surface mounted package (Philips version of D -PAK); 3 leads
(one lead cropped)
SOT404
A
A
E
1
mounting
base
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
D
E
A
A
b
UNIT
c
D
e
L
H
Q
1
1
p
D
max.
4.50
4.10
1.40
1.27
0.85
0.60
0.64
0.46
1.60
1.20
10.30
9.70
2.90 15.80 2.60
2.10 14.80 2.20
mm
11
2.54
REFERENCES
JEDEC
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
EIAJ
99-06-25
01-02-12
SOT404
Fig 15. SOT404 (D2-PAK).
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
10 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads
(one lead cropped)
SOT428
seating plane
y
A
A
E
A
2
A
b
E
1
1
2
mounting
base
D
1
D
H
E
L
2
2
L
1
L
1
3
b
b
w
M
A
c
1
e
e
1
0
10
20 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
D
L
y
1
1
A
A
A
b
D
E
E
H
UNIT
b
b
c
e
e
1
L
L
w
2
1
2
1
E
1
2
max.
min.
min.
0.65
0.45
0.89
0.71
0.9
0.5
2.38
2.22
0.93
0.73
1.1
0.9
5.46
5.26
0.4 6.22
0.2 5.98
6.73
6.47
10.4 2.95
9.6
2.55
4.81
4.45
mm
4.57
0.2
0.2
4.0
2.285
0.5
Note
1. Measured from heatsink back to lead.
REFERENCES
JEDEC
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
JEITA
99-09-13
01-12-11
SOT428
TO-252
SC-63
Fig 16. SOT428 (D-PAK).
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
11 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
7. Revision history
Table 5:
Revision history
CPCN
Rev Date
Description
Product data; second version; supersedes version of 18 December 2001.
02 20020911
-
Section 3 “Limiting values” Addition of EDS(AL)S
Graphs updated to latest standard.
Product data; initial version
.
01 20011218
-
9397 750 10159
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 02 — 11 September 2002
12 of 14
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
8. Data sheet status
Data sheet status[1]
Product status[2]
Definition
Objective data
Development
This data sheet contains data from the objective specification for product development. Philips Semiconductors
reserves the right to change the specification in any manner without notice.
Preliminary data
Product data
Qualification
Production
This data sheet contains data from the preliminary specification. Supplementary data will be published at a
later date. Philips Semiconductors reserves the right to change the specification without notice, in order to
improve the design and supply the best possible product.
This data sheet contains data from the product specification. Philips Semiconductors reserves the right to
make changes at any time in order to improve the design, manufacturing and supply. Changes will be
communicated according to the Customer Product/Process Change Notification (CPCN) procedure
SNW-SQ-650A.
[1]
[2]
Please consult the most recently issued data sheet before initiating or completing a design.
The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
9. Definitions
10. Disclaimers
Short-form specification — The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Life support — These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Limiting values definition — Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC 60134). Stress above one or
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those given in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Right to make changes — Philips Semiconductors reserves the right to
make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve
design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
licence or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are
free from patent, copyright, or mask work right infringement, unless otherwise
specified.
Application information — Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
11. Trademarks
TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.
Contact information
For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.
Fax: +31 40 27 24825
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
13 of 14
9397 750 10159
Product data
Rev. 02 — 11 September 2002
PHP/PHB/PHD108NQ03LT
Philips Semiconductors
TrenchMOS™ logic level FET
Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Quick reference data. . . . . . . . . . . . . . . . . . . . . 1
1.1
1.2
1.3
1.4
2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 1
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2
Thermal characteristics. . . . . . . . . . . . . . . . . . . 4
Transient thermal impedance . . . . . . . . . . . . . . 4
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 5
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 12
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 13
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3
4
4.1
5
6
7
8
9
10
11
© Koninklijke Philips Electronics N.V. 2002.
Printed in The Netherlands
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner.
The information presented in this document does not form part of any quotation or
contract, is believed to be accurate and reliable and may be changed without notice. No
liability will be accepted by the publisher for any consequence of its use. Publication
thereof does not convey nor imply any license under patent- or other industrial or
intellectual property rights.
Date of release: 11 September 2002
Document order number: 9397 750 10159
相关型号：
PHD10D-H
Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Locking, Natural Insulator, Receptacle
AUK
PHD10N10E118
TRANSISTOR 11 A, 100 V, 0.25 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
PHD11N06LT/T3
TRANSISTOR 10.3 A, 55 V, 0.15 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, DPAK-3, FET General Purpose Power
NXP
PHD12D-H
Board Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Locking, Natural Insulator, Receptacle
AUK
PHD12N10E118
TRANSISTOR 14 A, 100 V, 0.16 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明