SC18IM700IPW,112 [NXP]
SC18IM700 - Master I²C-bus controller with UART interface TSSOP 16-Pin;型号: | SC18IM700IPW,112 |
厂家: | NXP |
描述: | SC18IM700 - Master I²C-bus controller with UART interface TSSOP 16-Pin 数据传输 光电二极管 外围集成电路 |
文件: | 总24页 (文件大小:234K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
SC18IM700
Master I2C-bus controller with UART interface
Rev. 3 — 12 October 2017
Product data sheet
1. General description
The SC18IM700 is designed to serve as an interface between the standard UART port of
a microcontroller or microprocessor and the serial I2C-bus; this allows the microcontroller
or microprocessor to communicate directly with other I2C-bus devices. The SC18IM700
can operate as an I2C-bus master. The SC18IM700 controls all the I2C-bus specific
sequences, protocol, arbitration and timing. The host communicates with SC18IM700 with
ASCII messages protocol; this makes the control sequences from the host to the
SC18IM700 become very simple.
2. Features and benefits
UART host interface
I2C-bus controller
Eight programmable I/O pins
High-speed UART: baud rate up to 460.8 kbit/s
High-speed I2C-bus: 400 kbit/s
16-byte TX FIFO
16-byte RX FIFO
Programmable baud rate generator
2.4 V and 3.6 V operation
Sleep mode (power-down)
UART message format resembles I2C-bus transaction format
I2C-bus master functions
Multi-master capability
5 V tolerance on the input pins
8 N 1 UART format (8 data bits, no parity bit, 1 stop bit)
Available in very small TSSOP16 package
3. Applications
Enable I2C-bus master support in a system
I2C-bus instrumentation and control
Industrial control
Medical equipment
Cellular telephones
Handheld computers
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
4. Ordering information
Table 1.
Ordering information
Type number
Topside
marking
Package
Name
Description
Version
SC18IM700IPW
IM700 B
IM700 B
TSSOP16
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
SOT403-1
SC18IM700IPW/S8
TSSOP16
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
SOT403-1
4.1 Ordering options
Table 2.
Ordering options
Type number
Orderable part number
Package Packing method
Minimum Temperature
order
quantity
SC18IM700IPW
SC18IM700IPW,112[1]
TSSOP16 STANDARD
MARKING * IC'S
TUBE - DSC BULK
PACK
2400
Tamb = 40 C to +85 C
SC18IM700IPW,128[1]
TSSOP16 REEL 13" Q2/T3
*STANDARD MARK
SMD
2500
2500
Tamb = 40 C to +85 C
Tamb = 40 C to +85 C
SC18IM700IPW/S8 SC18IM700IPW/S8HP[2][3] TSSOP16 REEL 13" Q2/T3
*STANDARD MARK
SMD
[1] Discontinued 201706009DN with Last Time Buy 12/7/2018 and Last Time Ship 6/6/2019.
[2] NXP plans to supply the /S8 device which is identical to the discontinued device for a minimum of 7 years with an expected
discontinuation in the 2024-2025 timeframe, but in the meantime, Failure Analysis for /S8 devices will consist of Automated Test
Equipment (ATE) and electrical overstress verification along with package and wire bond validation only. Detailed device failure analysis
will not be available; refer to CIN 201708035I.
[3] The ",128" packing code for tape and reel with pin 1 in Q2 is now "HP".
5. Block diagram
V
V
SS
DD
SC18IM700
RX
TX
2
SDA
SCL
I C-BUS
CONTROLLER
UART
8
RESET
GPIO
GPIOs
REGISTER
WAKEUP
002aab743
Fig 1. Block diagram of SC18IM700
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
2 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
6. Pinning information
6.1 Pinning
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GPIO0
GPIO1
RESET
GPIO7
GPIO4
GPIO5
V
SS
WAKEUP
SC18IM700IPW
SC18IM700IPW/S8
GPIO2
GPIO3
SDA
V
DD
GPIO6
TX
SCL
RX
002aab798
Fig 2. Pin configuration for TSSOP16
6.2 Pin description
Table 3.
Symbol
Pin description
Pin
1
Type
I/O
I/O
I
Description
GPIO0
GPIO1
RESET
VSS
programmable I/O pin
programmable I/O pin
hardware reset input
ground
2
3
4
-
GPIO2
GPIO3
SDA
5
I/O
I/O
I/O
O
programmable I/O pin
programmable I/O pin
I2C-bus data pin
I2C-bus clock output
RS-232 receive input
RS-232 transmit input
programmable I/O pin
power supply
6
7
SCL
8
RX
9
I
TX
10
11
12
O
GPIO6
VDD
I/O
-
WAKEUP 13
I
Wake up SC18IM700 from Power-down mode. Pulling LOW by the
host to wake up the device. A 1 k resistor must be connected
between VDD and this pin.
GPIO5
GPIO4
GPIO7
14
15
16
I/O
O
programmable I/O pin
programmable I/O pin
programmable I/O pin
O
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
3 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
7. Functional description
The SC18IM700 is a bridge between a UART port and I2C-bus. The UART interface
consists of a full-functional advanced UART. The UART communicates with the host
through the TX and RX pins. The serial data format is fixed: one start bit, 8 data bits, and
one stop bit. After reset the baud rate defaults to 9600 bit/s, and can be changed through
the Baud Rate Generator (BRG) registers.
After a power-up sequence or a hardware reset, the SC18IM700 will send two continuous
bytes to the host to indicate a start-up condition. These two bytes are 0x4F and 0x4B;
‘OK’ in ASCII.
7.1 UART message format
The host initiates an I2C-bus data transfer, reads from and writes to SC18IM700 internal
registers through a series of ASCII commands. Table 4 lists the ASCII commands
supported by SC18IM700, and also their hexadecimal value representation.
Unrecognized commands are ignored by the device.
To prevent the host from handing the SC18IM700 due to an unfinished command
sequence, the SC18IM700 has a time-out feature. The delay between any two bytes of
data coming from the host should be less than 655 ms. If this condition is not met, the
SC18IM700 will time-out and clear the receive buffer. The SC18IM700 then starts to wait
for the next command from the host.
Table 4.
ASCII commands supported by SC18IM700
ASCII command
Hex value
0x53
Command function
I2C-bus START
I2C-bus STOP
S
P
R
W
I
0x50
0x52
read SC18IM700 internal register
write to SC18IM700 internal register
read GPIO port
0x57
0x49
O
Z
0x4F
write to GPIO port
0x5A
power down
7.1.1 Write N bytes to slave device
The host issues the write command by sending an S character followed by an I2C-bus
slave device address, the total number of bytes to be sent, and I2C-bus data which begins
with the first byte (DATA 0) and ends with the last byte (DATA N). The frame is then
terminated with a P character. Once the host issues this command, the SC18IM700 will
access the I2C-bus slave device and start sending the I2C-bus data bytes.
Note that the second byte sent is the I2C-bus device slave address. The least significant
bit (W) of this byte must be set to 0 to indicate this is an I2C-bus write command.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
4 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
host sends
S CHAR.
SLAVE ADR.
+ W
NUMBER
OF BYTES
DATA 0
DATA N
P CHAR.
002aac048
Fig 3. Write N bytes to slave device
7.1.2 Read N byte from slave device
The host issues the read command by sending an S character followed by an I2C-bus
slave device address, and the total number of bytes to be read from the addressed
I2C-bus slave. The frame is then terminated with a P character. Once the host issues this
command, the SC18IM700 will access the I2C-bus slave device, get the correct number of
bytes from the addressed I2C-bus slave, and then return the data to the host.
Note that the second byte sent is the I2C-bus device slave address. The least significant
bit (R) of this byte must be set to 1 to indicate this is an I2C-bus write command.
host sends
SLAVE ADR.
+ R
NUMBER
OF BYTES
S CHAR.
P CHAR.
18IM responds
DATA 0
DATA N
002aac049
Fig 4. Read N byte from slave device
7.1.3 Write to 18IM internal register
The host issues the internal register write command by sending a W character followed by
the register and data pair. Each register to be written must be followed by the data byte.
The frame is then terminated with a P character.
W CHAR.
REGISTER 0
DATA 0
REGISTER N
DATA N
P CHAR.
002aac050
Fig 5. Write to 18IM internal register
Remark: Write and read from the internal 18IM register is processed immediately as soon
as the intended register is determined by 18IM.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
5 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
7.1.4 Read from 18IM internal register
The host issues the internal register read command by sending an R character followed
by the registers to be read. The frame is then terminated with a P character.
Once the command is issued, SC18IM700 will access its internal registers and returns the
contents of these registers to the host.
R CHAR.
REGISTER 0
REGISTER N
P CHAR.
18IM responds
DATA 0
DATA N
002aac051
Fig 6. Read from 18IM internal register
7.1.5 Write to GPIO port
The host issues the output port write command by sending an O character followed by the
data to be written to the output port. This command enables the host to quickly set any
GPIO pins programmed as output without having to write to the SC18IM700 internal
IOState register.
O CHAR.
DATA
P CHAR.
002aac052
Fig 7. Write to output port
7.1.6 Read from GPIO port
The host issues the input port read command by sending an I character. This command
enables the host to quickly read any GPIO pins programmed as input without having to
read the SC18IM700 internal IOState register.
Once the command is issued, SC18IM700 will read its internal IOState register and
returns its content to the host.
I CHAR. P CHAR.
18IM responds
DATA
002aac053
Fig 8. Read from output port
7.1.7 Repeated START: read after write
The SC18IM700 also supports ‘read after write’ command as specified in the NXP
Semiconductors I2C-bus specification. This allows a read command to be sent after a
write command without having to issue a STOP condition between the two commands.
The host issues a write command as normal, then immediately issues a read command
without sending a STOP (P) character after the write command.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
6 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
SLAVE ADR.
+ W
NUMBER
DATA 0
S CHAR.
OF BYTES
NUMBER
OF BYTES
DATA N
S CHAR. SLAVE ADR. + R
P CHAR.
18IM responds
DATA 0
DATA N
002aac054
Fig 9. Repeated START: read after write
7.1.8 Repeated START: write after write
The SC18IM700 also supports ‘write after write’ command as specified in the NXP
Semiconductors I2C-bus specification. This allows a write command to be sent after a
write command without having to issue a STOP condition between the two commands.
The host issues a write command as normal, then immediately issues a second write
command without sending a STOP (P) character after the first write command.
SLAVE ADR.
+ W
NUMBER
OF BYTES
S CHAR.
DATA 0
NUMBER
OF BYTES
DATA N
S CHAR. SLAVE ADR. + W
DATA 0
DATA N
P CHAR.
002aac055
Fig 10. Repeated START: write after write
7.1.9 Power-down mode
The SC18IM700 can be placed in a low-power mode. In this mode the internal oscillator is
stopped and SC18IM700 will no longer respond to the host messages. Enter the
Power-down mode by sending the power-down character Z (0x5A) followed by the two
defined bytes, which are 0x5A and followed by 0xA5. If the exact message is not received,
the device will not enter the power-down state.
Upon entering the power-down state, SC18IM700 places the WAKEUP pin in a HIGH
state. To have the device leave the power-down state, the WAKEUP pin should be
brought LOW. A 1 k resistor must be connected between the WAKEUP pin and VDD
.
Z CHAR.
0x5A
0xA5
P CHAR.
002aac056
Fig 11. Power-down mode
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
7 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
8. I2C-bus serial interface
The I2C-bus uses two wires (SDA and SCL) to transfer information between devices
connected to the bus, and it has the following features:
• Bidirectional data transfer between masters and slaves
• Multi-master bus (no central master)
• Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus
• Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus
• Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
A typical I2C-bus configuration is shown in Figure 12. The SC18IM700 device provides a
byte-oriented I2C-bus interface that supports data transfers up to 400 kHz.
V
DD
R
PU
R
PU
SDA
SCL
2
I C-bus
2
2
I C-BUS
DEVICE
I C-BUS
SC18IM700
DEVICE
002aab801
Fig 12. I2C-bus configuration
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
8 of 24
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
9. Internal registers available
9.1 Register summary
Table 5.
Internal registers summary
Register
address
Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
R/W
Default
value
General register set
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
BRG0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
R/W
R/W
R/W
R/W
R/W
-
0xF0
0x02
0x55
0x55
BRG1
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
PortConf1
PortConf2
IOState
reserved
I2CAdr
GPIO3.1
GPIO7.1
GPIO7
bit 7
GPIO3.0
GPIO7.0
GPIO6
bit 6
GPIO2.1
GPIO6.1
GPIO5
bit 5
GPIO2.0
GPIO6.0
GPIO4
bit 4
GPIO1.1
GPIO5.1
GPIO3
bit 3
GPIO1.0
GPIO5.0
GPIO2
bit 2
GPIO0.1
GPIO4.1
GPIO1
bit 1
GPIO0.0
GPIO4.0
GPIO0
bit 0
[1]
-
0x00
0x26
0x13
0x13
0x66
0xF0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
R/W
R/W
R/W
R/W
R
I2CClkL
I2CClkH
I2CTO
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
TO7
TO6
TO5
TO4
TO3
TO2
TO1
TE
I2CStat
1
1
1
1
I2CStat[3]
I2CStat[2]
I2CStat[1]
I2CStat[0]
[1] Since the GPIO pins are configured as inputs after reset, the default value of this register depends on the states of the GPIO pins.
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
9.2 Register descriptions
9.2.1 Baud Rate Generator (BRG)
The baud rate generator is an 8-bit counter that generates the data rate for the transmitter
and the receiver. The rate is programmed through the BRG register and the baud rate can
be calculated as follows:
7.3728 106
16 + BRG1 BRG0
Baud rate =
(1)
-----------------------------------------------------
Remark: To calculate the baud rate the values in the BRG registers must first be
converted from hex to decimal.
Remark: For the new baud rate to take effect, both BRG0 and BRG1 must be written in
sequence (BRG0, BRG1) with new values. The new baud rate will be in effect once BRG1
is written.
9.2.2 Programmable port configuration (PortConf1 and PortConf2)
GPIO port 0 to port 7 may be configured by software to one of four types. These are:
quasi-bidirectional, push-pull, open-drain, and input-only. Two bits are used to select the
desired configuration for each port pin. PortConf1 is used to select the configuration for
GPIO3 to GPIO0, and PortConf2 is used to select the configuration for GPIO7 to GPIO4.
A port pin has Schmitt triggered input that also has a glitch suppression circuit.
Table 6.
Port configurations
GPIOx.1
GPIOx.0
Port configuration
0
0
1
1
0
1
0
1
quasi-bidirectional output configuration
input-only configuration
push-pull output configuration
open-drain output configuration
9.2.2.1 Quasi-bidirectional output configuration
Quasi-bidirectional output type can be used as both an input and output without the need
to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is
weakly driven, allowing an external device to pull the pin LOW. When the pin is driven
LOW, it is driven strongly and able to sink a fairly large current. These features are
somewhat similar to an open-drain output except that there are three pull-up transistors in
the quasi-bidirectional output that serve different purposes.
The SC18IM700 is a 3 V device, but the pins are 5 V tolerant. In quasi-bidirectional mode,
if a user applies 5 V on the pin, there will be a current flowing from the pin to VDD, causing
extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is
discouraged.
A quasi-bidirectional port pin has a Schmitt triggered input that also has a glitch
suppression circuit.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
10 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
V
DD
2 SYSTEM
CLOCK
CYCLES
P
P
P
very
weak
strong
weak
GPIOn
pin latch data
V
SS
input data
glitch rejection
002aac076
Fig 13. Quasi-bidirectional output configuration
9.2.2.2 Input-only configuration
The input-only port configuration has no output drivers. It is a Schmitt triggered input that
also has a glitch suppression circuit.
input data
GPIO pin
glitch rejection
002aab884
Fig 14. Input-only configuration
9.2.2.3 Push-pull output configuration
The push-pull output configuration has the same pull-down structure as both the
open-drain and the quasi-bidirectional output modes, but provides a continuous strong
pull-up when the port latch contains a logic 1. The push-pull mode may be used when
more source current is needed from a port output. A push-pull port pin has a Schmitt
triggered input that also has a glitch suppression circuit.
V
DD
P
N
strong
GPIO pin
pin latch data
V
SS
input data
glitch rejection
002aab885
Fig 15. Push-pull output configuration
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
11 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
9.2.2.4 Open-drain output configuration
The open-drain output configuration turns off all pull-ups and only drives the pull-down
transistor of the port driver when the port latch contains a logic 0. To be used as a logic
output, a port configured in this manner must have an external pull-up, typically a resistor
tied to VDD
.
An open-drain port pin has a Schmitt triggered input that also has a glitch suppression
circuit.
GPIO pin
pin latch data
V
SS
input data
glitch rejection
002aab883
Fig 16. Open-drain output configuration
9.2.3 Programmable I/O pins state register (IOState)
When read, this register returns the actual state of all I/O pins. When written, each register
bit will be transferred to the corresponding I/O pin programmed as output.
Table 7.
Bit
IOState - Programmable I/O pins state register (address 0x04h) bit description
Symbol
Description
7:0
IOLevel
Set the logic level on the output pins.
Write to this register:
logic 0 = set output pin to zero
logic 1 = set output pin to one
Read this register returns states of all pins.
9.2.4 I2C-bus address register (I2CAdr)
The contents of the register represents the device’s own I2C-bus address. The most
significant bit corresponds to the first bit received from the I2C-bus after a START
condition. A logic 1 in I2CAdr corresponds to a HIGH level on the I2C-bus, and a logic 0
corresponds to a LOW level on the I2C-bus. The least significant bit is not used, but
should be programmed with a ‘0’.
I2CAdr is not needed for device operation, but should be configured so that its address
does not conflict with an I2C-bus device address used by the bus master.
9.2.5 I2C-bus clock rates (I2CClk)
This register determines the serial clock frequency. The various serial rates are shown in
Table 8. The frequency can be determined using the following formula:
7.3728 106
2 I2CClkH + I2CClkL
bit frequency =
(2)
------------------------------------------------------------------
I2CClkH determines the SCL HIGH period, and I2CClkL determines the SCL LOW period.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
12 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
Table 8.
I2CClk
I2C-bus clock frequency
I2C-bus clock frequency
(I2CClkH + I2CClkL)
10 (minimum)
369 kHz
246 kHz
147 kHz
123 kHz
74 kHz
15
25
30
50
60
100
61 kHz
37 kHz
Remark: The numbers used in the formulas are in decimal, but the numbers to program
I2CClkH and I2CClkL are in hex.
9.2.6 I2C-bus time-out (I2CTO)
The time-out register is used to determine the maximum time that SCL is allowed to be
LOW before the I2C-bus state machine is reset.
When the I2C-bus interface is running, I2CTO is loaded after each I2C-bus state transition.
Table 9.
I2CTO - I2C-bus time-out register (address 0x09h) bit description
Bit
7:1
0
Symbol
TO[7:1]
TE
Description
time-out value
enable/disable time-out function
logic 0 = disable
logic 1 = enable
The least significant bit of I2CTO (TE bit) is used as a time-out enable/disable. A logic 1
will enable the time-out function. The time-out period can be calculated as follows:
I2CTO7:1 256
----------------------------------------------
time-out period =
seconds
(3)
57600
The time-out value may vary, and it is an approximate value.
9.2.7 I2C-bus status register (I2CStat)
This register reports the I2C-bus transmit and receive frame status, whether the frame
transmits correctly or not.
Table 10. I2C-bus status
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 I2C-bus status description
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
1
0
0
0
0
0
0
1
0
0
1
0
0
I2C_OK
I2C_NACK_ON_ADDRESS
I2C_NACK_ON_DATA
I2C_TIME_OUT
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
13 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
10. Limiting values
Table 11. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).[1][2]
Symbol
Tamb(bias)
Tstg
Parameter
Conditions
Min
55
65
0.5
Max
Unit
bias ambient temperature
storage temperature
input voltage
+125 C
+150 C
VI
referenced to VSS
+5.5
V
IOH(I/O)
HIGH-level output current
per input/output pin
GPIO3 to GPIO7
all other pins
-
-
-
20
8
mA
mA
mA
IOL(I/O)
LOW-level output current
per input/output pin
20
II/O(tot)(max) maximum total I/O current
Ptot/pack total power dissipation per package
-
-
120
1.5
mA
W
[3]
[1] This product includes circuitry specifically designed for the protection of its internal devices from the
damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be
taken to avoid applying greater than the rated maximum.
[2] Parameters are valid over operating temperature range unless otherwise specified. All voltages are with
respect to VSS unless otherwise noted.
[3] Based on package heat transfer, not device power consumption.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
14 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
11. Static characteristics
Table 12. Static characteristics
VDD = 2.4 V to 3.6 V; Tamb = 40 C to +85 C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ[1]
Max
Unit
IDD
supply current
VDD = 3.6 V
Operating mode; f = 7.3728 MHz
Idle mode; f = 7.3728 MHz
-
-
-
9
15
5
mA
mA
A
3.25
50
Power-down mode (sleep);
GPIO0 to GPIO7 as inputs;
inputs at VDD
70
VPOR
power-on reset voltage
-
-
0.2
-
V
V
Vth(HL)
negative-going threshold except SCL, SDA
voltage
0.22VDD 0.4VDD
VIL
LOW-level input voltage SCL, SDA only
0.5
-
0.3VDD
0.7VDD
V
V
Vth(LH)
positive-going threshold except SCL, SDA
voltage
-
0.6VDD
VIH
HIGH-level input voltage SCL, SDA only
0.7VDD
-
5.5
1.0
0.3
-
V
V
V
V
[2]
[2]
VOL
LOW-level output
voltage
IOL = 20 mA
IOL = 3.2 mA
-
0.6
0.2
-
-
VOH
HIGH-level output
voltage
IOH = 20 mA; Push-pull mode;
GPIO3 to GPIO7
0.8VDD
I
OH = 3.2 mA; Push-pull mode;
VDD 0.7 VDD 0.4 -
VDD 0.3 VDD 0.2 -
V
V
GPIO0 to GPIO2
IOH = 20 mA; quasi-bidirectional
mode; all GPIOs
[3]
[4]
Cio
IIL
input/output capacitance
-
-
-
-
-
15
pF
A
A
A
LOW-level input current logic 0; all ports; VI = 0.4 V
input leakage current all ports; VI = VIL or VIH
negative-going transition logic 1-to-0; all ports; VI = 2.0 V at
current VDD = 3.6 V
-
80
10
450
[5]
ILI
-
[6][7]
IT(HL)
30
RRESET_N(int) internal pull-up
resistance on pin
RESET
10
-
30
k
[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.
[2] See Table 11 “Limiting values” for steady state (non-transient) limits on IOL or IOH. If IOL/IOH exceeds the test condition, VOL/VOH may
exceed the related specification.
[3] Pin capacitance is characterized but not tested.
[4] Measured with GPIO in quasi-bidirectional mode.
[5] Measured with GPIO in high-impedance mode.
[6] GPIO in quasi-bidirectional mode with weak pull-up (applies to all GPIO pins with pull-ups). Does not apply to open-drain pins.
[7] GPIO pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is
highest when VI is approximately 2 V.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
15 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
12. Dynamic characteristics
Table 13. I2C-bus timing characteristics
All the timing limits are valid within the operating supply voltage and ambient temperature range; VDD = 2.4 V to 3.6 V;
amb = 40 C to +85 C; and refer to VIL and VIH with an input voltage of VSS to VDD
T
.
Symbol
Parameter
Conditions
Standard mode
I2C-bus
Fast mode
I2C-bus
Unit
Min
0
Max
100
-
Min
Max
fSCL
tBUF
SCL clock frequency
0
400
-
kHz
bus free time between a STOP and START
condition
4.7
1.3
s
tHD;STA
tSU;STA
tSU;STO
tHD;DAT
tVD;ACK
tVD;DAT
hold time (repeated) START condition
set-up time for a repeated START condition
set-up time for STOP condition
data hold time
4.0
4.7
4.0
0
-
-
0.6
0.6
0.6
0
-
-
s
s
s
ns
s
s
s
ns
s
s
s
s
ns
-
-
-
-
data valid acknowledge time
data valid time
-
0.6
0.6
0.6
-
-
0.6
0.6
0.6
-
LOW-level
HIGH-level
-
-
-
-
tSU;DAT
tLOW
tHIGH
tf
data set-up time
250
4.7
4.0
-
100
1.3
0.6
-
LOW period of the SCL clock
HIGH period of the SCL clock
fall time of both SDA and SCL signals
rise time of both SDA and SCL signals
-
-
-
-
0.3
1
0.3
0.3
50
tr
-
-
tSP
pulse width of spikes that must be
suppressed by the input filter
-
50
-
SDA
t
BUF
t
t
LOW
t
t
SU;DAT
HD;STA
SP
t
f
t
r
t
r
t
f
SCL
t
t
t
SU;STO
HD;STA
SU;STA
t
HIGH
S
Sr
P
S
t
HD;DAT
002aab271
Fig 17. I2C-bus timing
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
16 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
13. Package outline
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
D
E
A
X
c
y
H
v
M
A
E
Z
9
16
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
8
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.40
0.06
mm
1.1
0.65
0.25
1
0.2
0.13
0.1
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-18
SOT403-1
MO-153
Fig 18. Package outline SOT403-1 (TSSOP16)
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
17 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
14. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering ICs can be found in Application Note AN10365 “Surface mount reflow
soldering description”.
14.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to
Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
the mechanical and the electrical connection. There is no single soldering method that is
ideal for all IC packages. Wave soldering is often preferred when through-hole and
Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
densities that come with increased miniaturization.
14.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from
a standing wave of liquid solder. The wave soldering process is suitable for the following:
• Through-hole components
• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
packages which have solder lands underneath the body, cannot be wave soldered. Also,
leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
due to an increased probability of bridging.
The reflow soldering process involves applying solder paste to a board, followed by
component placement and exposure to a temperature profile. Leaded packages,
packages with solder balls, and leadless packages are all reflow solderable.
Key characteristics in both wave and reflow soldering are:
• Board specifications, including the board finish, solder masks and vias
• Package footprints, including solder thieves and orientation
• The moisture sensitivity level of the packages
• Package placement
• Inspection and repair
• Lead-free soldering versus SnPb soldering
14.3 Wave soldering
Key characteristics in wave soldering are:
• Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are
exposed to the wave
• Solder bath specifications, including temperature and impurities
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
18 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
14.4 Reflow soldering
Key characteristics in reflow soldering are:
• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 19) than a SnPb process, thus
reducing the process window
• Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
• Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak
temperature is high enough for the solder to make reliable solder joints (a solder paste
characteristic). In addition, the peak temperature must be low enough that the
packages and/or boards are not damaged. The peak temperature of the package
depends on package thickness and volume and is classified in accordance with
Table 14 and 15
Table 14. SnPb eutectic process (from J-STD-020C)
Package thickness (mm) Package reflow temperature (C)
Volume (mm3)
< 350
235
350
220
< 2.5
2.5
220
220
Table 15. Lead-free process (from J-STD-020C)
Package thickness (mm) Package reflow temperature (C)
Volume (mm3)
< 350
260
350 to 2000
> 2000
260
< 1.6
260
250
245
1.6 to 2.5
> 2.5
260
245
250
245
Moisture sensitivity precautions, as indicated on the packing, must be respected at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 19.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
19 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
maximum peak temperature
= MSL limit, damage level
temperature
minimum peak temperature
= minimum soldering temperature
peak
temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 19. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365
“Surface mount reflow soldering description”.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
20 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
15. Abbreviations
Table 16. Abbreviations
Acronym
ASCII
Description
American Standard Code for Information Interchange
First In, First Out
FIFO
GPIO
General Purpose Input/Output
Inter Integrated Circuit bus
Receive FIFO
I2C-bus
RX FIFO
TX FIFO
UART
Transmit FIFO
Universal Asynchronous Receiver/Transmitter
16. Revision history
Table 17. Revision history
Document ID
SC18IM700_3
Modifications:
Release date
Data sheet status
Change notice
Supersedes
20171012
Product data sheet
201708035I
SC18IM700_2
• Added SC18IM700/S8
• Updated Section 4.1 “Ordering options”
• Section 2 “Features and benefits”: 9th bullet item: changed from “2.3 V and 3.6 V operation” to
“2.4 V and 3.6 V operation”
• Table 5 “Internal registers summary”:
–
changed Default value for register IOState from “0x0F” to “-”
–
added Table note [1]
SC18IM700_2
SC18IM700_1
20070810
20060228
Product data sheet
Product data sheet
-
-
SC18IM700_1
-
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
21 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
17. Legal information
17.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
17.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
17.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
22 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
17.4 Trademarks
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
I2C-bus — logo is a trademark of NXP Semiconductors N.V.
18. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
SC18IM700_3
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 12 October 2017
23 of 24
SC18IM700
NXP Semiconductors
Master I2C-bus controller with UART interface
19. Contents
1
General description. . . . . . . . . . . . . . . . . . . . . . 1
14.4
15
Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 19
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 21
Revision history . . . . . . . . . . . . . . . . . . . . . . . 21
2
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2
3
16
4
4.1
5
17
Legal information . . . . . . . . . . . . . . . . . . . . . . 22
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 22
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 23
17.1
17.2
17.3
17.4
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
18
19
Contact information . . . . . . . . . . . . . . . . . . . . 23
Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
7
7.1
Functional description . . . . . . . . . . . . . . . . . . . 4
UART message format . . . . . . . . . . . . . . . . . . . 4
Write N bytes to slave device . . . . . . . . . . . . . . 4
Read N byte from slave device. . . . . . . . . . . . . 5
Write to 18IM internal register. . . . . . . . . . . . . . 5
Read from 18IM internal register . . . . . . . . . . . 6
Write to GPIO port . . . . . . . . . . . . . . . . . . . . . . 6
Read from GPIO port . . . . . . . . . . . . . . . . . . . . 6
Repeated START: read after write . . . . . . . . . . 6
Repeated START: write after write . . . . . . . . . . 7
Power-down mode . . . . . . . . . . . . . . . . . . . . . . 7
7.1.1
7.1.2
7.1.3
7.1.4
7.1.5
7.1.6
7.1.7
7.1.8
7.1.9
8
I2C-bus serial interface . . . . . . . . . . . . . . . . . . . 8
9
9.1
9.2
9.2.1
9.2.2
Internal registers available . . . . . . . . . . . . . . . . 9
Register summary . . . . . . . . . . . . . . . . . . . . . . 9
Register descriptions . . . . . . . . . . . . . . . . . . . 10
Baud Rate Generator (BRG) . . . . . . . . . . . . . 10
Programmable port configuration (PortConf1 and
PortConf2) . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Quasi-bidirectional output configuration . . . . . 10
Input-only configuration . . . . . . . . . . . . . . . . . 11
Push-pull output configuration . . . . . . . . . . . . 11
Open-drain output configuration. . . . . . . . . . . 12
Programmable I/O pins state register (IOState) . .
12
9.2.2.1
9.2.2.2
9.2.2.3
9.2.2.4
9.2.3
9.2.4
9.2.5
9.2.6
9.2.7
I2C-bus address register (I2CAdr) . . . . . . . . . 12
I2C-bus clock rates (I2CClk) . . . . . . . . . . . . . . 12
I2C-bus time-out (I2CTO) . . . . . . . . . . . . . . . . 13
I2C-bus status register (I2CStat). . . . . . . . . . . 13
10
11
12
13
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 14
Static characteristics. . . . . . . . . . . . . . . . . . . . 15
Dynamic characteristics . . . . . . . . . . . . . . . . . 16
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 17
14
Soldering of SMD packages . . . . . . . . . . . . . . 18
Introduction to soldering . . . . . . . . . . . . . . . . . 18
Wave and reflow soldering . . . . . . . . . . . . . . . 18
Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . 18
14.1
14.2
14.3
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP Semiconductors N.V. 2017.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 12 October 2017
Document identifier: SC18IM700_3
相关型号:
©2020 ICPDF网 联系我们和版权申明