FDP8874 [ONSEMI]
30V N沟道PowerTrench® MOSFET;型号: | FDP8874 |
厂家: | ONSEMI |
描述: | 30V N沟道PowerTrench® MOSFET 局域网 开关 晶体管 |
文件: | 总11页 (文件大小:395K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ON Semiconductor
Is Now
To learn more about onsemi™, please visit our website at
www.onsemi.com
onsemi andꢀꢀꢀꢀꢀꢀꢀand other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or
subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi
product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without
notice. The information herein is provided “as-is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality,
or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all
liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws,
regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/
or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application
by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized
for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for
implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and holdonsemi and its officers, employees,
subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative
Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.
FDP8874
N-Channel PowerTrench MOSFET
®
Features
30V, 114A, 5.3mΩ
•
•
•
r
= 5.3mΩ, V = 10V, I = 40A
GS D
DS(ON)
General Description
r
= 6.6mΩ, V = 4.5V, I = 40A
DS(ON)
GS
D
This N-Channel MOSFET has been designed specifically to
improve the overall efficiency of DC/DC converters using
either synchronous or conventional switching PWM
controllers. It has been optimized for low gate charge, low
High performance trench technology for extremely low
r
DS(ON)
r
and fast switching speed.
DS(ON)
•
Low gate charge
Applications
•
High power and current handling capability
•
DC/DC converters
•
RoHS Compliant
(FLANGE)
DRAIN
D
SOURCE
DRAIN
GATE
G
S
TO-220AB
FDP SERIES
MOSFET Maximum Ratings T = 25°C unless otherwise noted
C
Symbol
Parameter
Ratings
30
Units
V
V
Drain to Source Voltage
Gate to Source Voltage
V
V
DSS
GS
±20
Drain Current
o
114
102
A
A
Continuous (T = 25 C, V = 10V) (Note 1)
C
GS
o
I
Continuous (T = 25 C, V = 4.5V) (Note 1)
C GS
D
o
o
Continuous (T
= 25 C, V = 10V, with R = 62 C/W)
θJA
16
A
amb
GS
Pulsed
Figure 4
105
A
E
P
Single Pulse Avalanche Energy (Note 2)
Power dissipation
mJ
W
AS
110
D
o
o
Derate above 25 C
0.73
W/ C
o
T , T
Operating and Storage Temperature
-55 to 175
C
J
STG
Thermal Characteristics
o
R
R
Thermal Resistance Junction to Case TO-220
Thermal Resistance Junction to Ambient TO-220 ( Note 3)
1.36
62
C/W
θJC
θJA
o
C/W
Package Marking and Ordering Information
Device Marking
Device
Package
Reel Size
Tape Width
N/A
Quantity
FDP8874
FDP8874
TO-220AB
Tube
50 units
©2008 Semiconductor Components Industries, LLC.
Publication Order Number:
September-2017, Rev. 1
FDP8874/D
Electrical Characteristics T = 25°C unless otherwise noted
C
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
Off Characteristics
B
Drain to Source Breakdown Voltage
Zero Gate Voltage Drain Current
Gate to Source Leakage Current
I
= 250µA, V = 0V
30
-
-
-
-
-
-
V
VDSS
D
GS
V
V
V
= 24V
= 0V
1
DS
GS
GS
I
I
µA
nA
DSS
o
T
= 150 C
-
250
±100
C
= ±20V
-
GSS
On Characteristics
V
Gate to Source Threshold Voltage
V
= V , I = 250µA
1.2
-
2.5
V
GS(TH)
GS
DS
D
I
I
I
= 40A, V = 10V
-
-
0.0036 0.0053
0.0045 0.0066
D
D
D
GS
= 40A, V = 4.5V
GS
r
Drain to Source On Resistance
Ω
DS(ON)
= 40A, V = 10V,
GS
-
0.0062 0.0090
o
T = 175 C
J
Dynamic Characteristics
C
C
C
R
Input Capacitance
-
-
-
-
-
-
-
-
-
-
3130
590
345
1.9
56
-
-
pF
pF
pF
Ω
ISS
OSS
RSS
G
V
= 15V, V = 0V,
GS
DS
Output Capacitance
f = 1MHz
Reverse Transfer Capacitance
Gate Resistance
-
V
V
V
V
= 0.5V, f = 1MHz
= 0V to 10V
-
GS
GS
GS
GS
Q
Q
Q
Q
Q
Q
Total Gate Charge at 10V
Total Gate Charge at 5V
Threshold Gate Charge
Gate to Source Gate Charge
Gate Charge Threshold to Plateau
Gate to Drain “Miller” Charge
72
38
4.0
-
nC
nC
nC
nC
nC
nC
g(TOT)
g(5)
g(TH)
gs
= 0V to 5V
30
V
= 15V
DD
= 40A
= 0V to 1V
3.0
9.0
6.0
11
I
D
I = 1.0mA
g
-
gs2
-
gd
Switching Characteristics (V = 10V)
GS
t
t
t
t
t
t
Turn-On Time
Turn-On Delay Time
Rise Time
-
-
-
-
-
-
-
10
128
44
31
-
207
ns
ns
ns
ns
ns
ns
ON
-
d(ON)
-
V
V
= 15V, I = 40A
r
DD
GS
D
= 4.5V, R = 4.7Ω
Turn-Off Delay Time
Fall Time
-
-
GS
d(OFF)
f
Turn-Off Time
112
OFF
Drain-Source Diode Characteristics
I
I
I
I
= 40A
= 20A
-
-
-
-
-
-
-
-
1.25
1.0
32
V
V
SD
SD
SD
SD
V
Source to Drain Diode Voltage
SD
t
Reverse Recovery Time
= 40A, dI /dt = 100A/µs
ns
nC
rr
SD
Q
Reverse Recovered Charge
= 40A, dI /dt = 100A/µs
18
RR
SD
Notes:
1: Package current limitation is 80A.
2: Starting T = 25°C, L = 51uH, I = 64A, V = 27V, V = 10V.
J
AS
DD
GS
3: Pulse width = 100s.
www.onsemi.com
2
Typical Characteristics T = 25°C unless otherwise noted
C
1.2
1.0
0.8
0.6
0.4
0.2
0
125
100
75
50
25
0
CURRENT LIMITED
BY PACKAGE
V
= 10V
GS
V
= 4.5V
GS
0
25
50
75
100
150
175
125
o
25
50
75
T , CASE TEMPERATURE ( C)
C
100
125
150
175
o
T
, CASE TEMPERATURE ( C)
C
Figure 1. Normalized Power Dissipation vs Case
Temperature
Figure 2. Maximum Continuous Drain Current vs
Case Temperature
2
DUTY CYCLE - DESCENDING ORDER
0.5
0.2
1
0.1
0.05
0.02
0.01
P
DM
0.1
t
1
t
2
NOTES:
DUTY FACTOR: D = t /t
1
2
SINGLE PULSE
0.01
PEAK T = P
x Z
x R
+ T
θJC C
J
DM
θJC
-5
-4
-3
-2
-1
0
1
10
10
10
10
t, RECTANGULAR PULSE DURATION (s)
10
10
10
Figure 3. Normalized Maximum Transient Thermal Impedance
1000
o
T
= 25 C
C
TRANSCONDUCTANCE
MAY LIMIT CURRENT
IN THIS REGION
FOR TEMPERATURES
o
ABOVE 25 C DERATE PEAK
CURRENT AS FOLLOWS:
175 - T
150
C
I = I
25
V
= 4.5V
GS
V
= 10V
GS
100
50
-5
-4
-3
-2
-1
0
1
10
10
10
10
t, PULSE WIDTH (s)
10
10
10
Figure 4. Peak Current Capability
www.onsemi.com
3
Typical Characteristics T = 25°C unless otherwise noted
C
1000
100
10
500
If R = 0
= (L)(I )/(1.3*RATED BV
t
- V
)
AV
AS
DSS
DD
10µs
If R ≠ 0
= (L/R)ln[(I *R)/(1.3*RATED BV
t
AV
- V ) +1]
DD
AS
DSS
100
100µs
o
STARTING T = 25 C
J
OPERATION IN THIS
AREA MAY BE
10
LIMITED BY r
DS(ON)
1ms
1
o
10ms
DC
STARTING T = 150 C
J
SINGLE PULSE
T
= MAX RATED
J
o
T
= 25 C
C
1
0.01
0.1
1
10
, DRAIN TO SOURCE VOLTAGE (V)
60
0.1
1
10
100
V
t , TIME IN AVALANCHE (ms)
DS
AV
NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515
Figure 5. Forward Bias Safe Operating Area
Figure 6. Unclamped Inductive Switching
Capability
160
160
PULSE DURATION = 80µs
V
= 5V
GS
DUTY CYCLE = 0.5% MAX
V
= 4V
GS
V
= 15V
DD
120
80
40
0
120
80
40
0
V
= 10V
GS
o
T
= 25 C
J
V
= 3V
o
GS
T
= 25 C
o
o
C
T
= 175 C
T
= -55 C
J
J
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
0
0.2
0.4
0.6
0.8
1.0
2.0
2.5
3.0
3.5
4.0
V
, GATE TO SOURCE VOLTAGE (V)
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
GS
Figure 7. Transfer Characteristics
Figure 8. Saturation Characteristics
12
10
8
1.8
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
I
= 40A
D
1.6
1.4
1.2
1.0
0.8
0.6
6
I
= 1A
D
4
V
= 10V, I = 40A
D
GS
2
2
4
6
8
10
-80
-40
0
40
80
120
o
160
200
V
, GATE TO SOURCE VOLTAGE (V)
T , JUNCTION TEMPERATURE ( C)
GS
J
Figure 9. Drain to Source On Resistance vs Gate
Voltage and Drain Current
Figure 10. Normalized Drain to Source On
Resistance vs Junction Temperature
www.onsemi.com
4
Typical Characteristics T = 25°C unless otherwise noted
C
1.2
1.0
0.8
0.6
0.4
1.10
1.05
1.00
0.95
0.90
I
= 250µA
V
= V , I = 250µA
DS D
D
GS
-80
-40
0
40
80
120
160
200
-80
-40
0
40
80
120
160
200
o
o
T , JUNCTION TEMPERATURE ( C)
T , JUNCTION TEMPERATURE ( C)
J
J
Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature
Figure 12. Normalized Drain to Source
Breakdown Voltage vs Junction Temperature
5000
10
V
= 15V
DD
C
= C + C
GS GD
ISS
8
6
4
2
0
C
C
+ C
OSS
DS GD
1000
C
= C
GD
RSS
WAVEFORMS IN
DESCENDING ORDER:
I
I
= 40A
= 1A
D
D
V
= 0V, f = 1MHz
GS
100
0.1
0
10
20
30
40
50
60
1
10
30
V
, DRAIN TO SOURCE VOLTAGE (V)
Q , GATE CHARGE (nC)
DS
g
Figure 13. Capacitance vs Drain to Source
Voltage
Figure 14. Gate Charge Waveforms for Constant
Gate Current
www.onsemi.com
5
Test Circuits and Waveforms
V
DS
BV
DSS
t
P
L
V
DS
I
VARY t TO OBTAIN
P
AS
+
-
V
DD
R
REQUIRED PEAK I
G
AS
V
DD
V
GS
DUT
t
P
I
0V
AS
0
0.01Ω
t
AV
Figure 15. Unclamped Energy Test Circuit
Figure 16. Unclamped Energy Waveforms
V
DS
V
Q
DD
g(TOT)
V
GS
V
L
DS
V
= 10V
GS
Q
V
g(5)
GS
+
-
Q
gs2
V
V
= 5V
DD
GS
DUT
V
= 1V
GS
I
g(REF)
0
Q
g(TH)
Q
Q
gs
gd
I
g(REF)
0
Figure 17. Gate Charge Test Circuit
Figure 18. Gate Charge Waveforms
V
DS
t
t
ON
OFF
t
d(OFF)
t
d(ON)
R
L
t
t
f
r
V
DS
90%
90%
+
-
V
GS
V
DD
10%
10%
0
DUT
90%
50%
R
GS
V
GS
50%
PULSE WIDTH
V
10%
GS
0
Figure 19. Switching Time Test Circuit
Figure 20. Switching Time Waveforms
www.onsemi.com
6
PSPICE Electrical Model
.SUBCKT FDP8874 2 1 3 ; rev May 2004
Ca 12 8 2.3e-9
Cb 15 14 2.25e-9
Cin 6 8 2.9e-9
LDRAIN
DPLCAP
5
DRAIN
2
10
Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD
RLDRAIN
RSLC1
51
DBREAK
+
RSLC2
5
ESLC
11
51
Ebreak 11 7 17 18 33.3
Eds 14 8 5 8 1
Egs 13 8 6 8 1
-
+
50
-
17
DBODY
RDRAIN
6
8
EBREAK 18
-
ESG
Esg 6 10 6 8 1
EVTHRES
+
16
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1
GATE
21
+
-
19
8
MWEAK
LGATE
EVTEMP
RGATE
6
+
-
18
22
MMED
1
It 8 17 1
9
20
MSTRO
8
RLGATE
Lgate 1 9 8.5e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 2.7e-9
LSOURCE
CIN
SOURCE
3
7
RSOURCE
RLSOURCE
RLgate 1 9 85
RLdrain 2 5 10
RLsource 3 7 27
S1A
S2A
RBREAK
12
15
13
8
14
13
17
18
RVTEMP
19
S1B
S2B
Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD
13
CB
CA
IT
14
-
+
+
VBAT
6
8
5
8
EGS
EDS
+
Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.7e-3
Rgate 9 20 1.9
-
-
8
22
RVTHRES
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.7e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*500),10))}
.MODEL DbodyMOD D (IS=4.1E-12 IKF=10 N=1.01 RS=2e-3 TRS1=8e-4 TRS2=2e-7
+ CJO=1.22e-9 M=0.57 TT=3e-12 XTI=3)
.MODEL DbreakMOD D (RS=8e-2 TRS1=1e-3 TRS2=-8.9e-6)
.MODEL DplcapMOD D (CJO=1.12e-9 IS=1e-30 N=10 M=0.42)
.MODEL MmedMOD NMOS (VTO=2 KP=9 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.9)
.MODEL MstroMOD NMOS (VTO=2.5 KP=390 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.72 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=19 RS=0.1)
.MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-8e-7)
.MODEL RdrainMOD RES (TC1=7e-3 TC2=3.8e-6)
.MODEL RSLCMOD RES (TC1=1e-4 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=1e-4 TC2=2.5e-6)
.MODEL RvthresMOD RES (TC1=-2.4e-3 TC2=-8e-6)
.MODEL RvtempMOD RES (TC1=-1.8e-3 TC2=2e-7)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-4)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2)
.ENDS
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
Wheatley.
www.onsemi.com
7
SABER Electrical Model
rev May 2004
template FDP8874 n2,n1,n3
electrical n2,n1,n3
{
var i iscl
dp..model dbodymod = (isl=4.1e-12,ikf=10,nl=1.01,rs=2e-3,trs1=8e-4,trs2=2e-7,cjo=1.22e-9,m=0.57,tt=3e-12,xti=3)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.12e-9,isl=10e-30,nl=10,m=0.42)
m..model mmedmod = (type=_n,vto=2,kp=9,is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=2.5,kp=390,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.72,kp=0.05,is=1e-30, tox=1,rs=0.1)
LDRAIN
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3)
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-4)
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
c.ca n12 n8 = 2.3e-9
DPLCAP
5
DRAIN
2
10
RLDRAIN
RSLC1
51
RSLC2
c.cb n15 n14 = 2.25e-9
ISCL
c.cin n6 n8 = 2.9e-9
DBREAK
11
50
-
dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
RDRAIN
6
8
ESG
DBODY
EVTHRES
+
16
21
+
-
19
8
MWEAK
LGATE
EVTEMP
spe.ebreak n11 n7 n17 n18 = 33.3
RGATE
GATE
1
+
6
-
18
22
EBREAK
+
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
MMED
9
20
MSTRO
8
17
18
-
RLGATE
LSOURCE
CIN
SOURCE
3
7
RSOURCE
RLSOURCE
i.it n8 n17 = 1
S1A
S2A
RBREAK
12
15
13
8
14
13
17
18
l.lgate n1 n9 = 8.5e-9
l.ldrain n2 n5 = 1.0e-9
l.lsource n3 n7 = 2.7e-9
RVTEMP
19
S1B
S2B
13
CB
CA
IT
14
-
+
+
res.rlgate n1 n9 = 85
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 27
VBAT
6
8
5
8
EGS
EDS
+
-
-
8
22
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
RVTHRES
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-8e-7
res.rdrain n50 n16 = 1.7e-3, tc1=7e-3,tc2=3.8e-6
res.rgate n9 n20 = 1.9
res.rslc1 n5 n51 = 1e-6, tc1=1e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.7e-3, tc1=1e-4,tc2=2.5e-6
res.rvthres n22 n8 = 1, tc1=-2.4e-3,tc2=-8e-6
res.rvtemp n18 n19 = 1, tc1=-1.8e-3,tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
}
}
www.onsemi.com
8
PSPICE Thermal Model
JUNCTION
th
REV 23 May 2004
FDP8874T
CTHERM1 TH 6 1.9e-3
CTHERM2 6 5 2.8e-3
CTHERM3 5 4 3.5e-3
CTHERM4 4 3 3.6e-3
CTHERM5 3 2 4.0e-3
CTHERM6 2 TL 1.6e-2
RTHERM1
RTHERM2
RTHERM3
RTHERM4
RTHERM5
RTHERM6
CTHERM1
6
RTHERM1 TH 6 3.8e-2
RTHERM2 6 5 5.0e-2
RTHERM3 5 4 1.0e-1
RTHERM4 4 3 1.8e-1
RTHERM5 3 2 3.5e-1
RTHERM6 2 TL 3.7e-1
CTHERM2
CTHERM3
CTHERM4
CTHERM5
CTHERM6
5
SABER Thermal Model
SABER thermal model FDP8874T
template thermal_model th tl
thermal_c th, tl
{
ctherm.ctherm1 th 6 =1.9e-3
ctherm.ctherm2 6 5 =2.8e-3
ctherm.ctherm3 5 4 =3.5e-3
ctherm.ctherm4 4 3 =3.6e-3
ctherm.ctherm5 3 2 =4.0e-3
ctherm.ctherm6 2 tl =1.6e-2
4
3
2
rtherm.rtherm1 th 6 =3.8e-2
rtherm.rtherm2 6 5 =5.0e-2
rtherm.rtherm3 5 4 =1.0e-1
rtherm.rtherm4 4 3 =1.8e-1
rtherm.rtherm5 3 2 =3.5e-1
rtherm.rtherm6 2 tl =3.7e-1
}
tl
CASE
www.onsemi.com
9
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent
coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein.
ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards,
regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer
application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not
designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized
application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This
literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
© Semiconductor Components Industries, LLC
www.onsemi.com
❖
相关型号:
FDP8880_NL
Power Field-Effect Transistor, 11A I(D), 30V, 0.0145ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-220AB, LEAD FREE PACKAGE-3
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明