MC100LVEP16D [ONSEMI]
2.5V / 3.3V ECL Differential Receiver/Driver; 2.5V / 3.3V ECL差分接收器/驱动器
| 型号： | MC100LVEP16D |
| 厂家： | 
ONSEMI |
| 描述： | 2.5V / 3.3V ECL Differential Receiver/Driver |
| 文件： | 总10页 (文件大小：136K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MC10LVEP16, MC100LVEP16
2.5V / 3.3VꢀECL Differential
Receiver/Driver
The MC10/100LVEP16 is a world class differential receiver/driver.
The device is functionally equivalent to the EL16, EP16 and LVEL16
devices. With output transition times significantly faster than the EL16
and LVEL16, the LVEP16 is ideally suited for interfacing with high
frequency and low voltage (2.5 V) sources. Single−ended CLK input
operation is limited to a V w 3.0 V in PECL mode, or V v −3.0 V
http://onsemi.com
MARKING DIAGRAMS*
CC
EE
in NECL mode.
8
8
8
The V pin, an internally generated voltage supply, is available to
BB
HVP16
AYWWX
KVP16
AYWWX
this device only. For single−ended input conditions, the unused
differential input is connected to V as a switching reference voltage.
1
BB
SOIC−8
D SUFFIX
CASE 751
V
BB
may also rebias AC coupled inputs. When used, decouple V
1
1
BB
and V via a 0.01 mF capacitor and limit current sourcing or sinking
CC
to 0.5 mA. When not used, V should be left open.
BB
The 100 Series contains temperature compensation.
• 240 ps Propagation Delay
• Maximum Frequency > 4 GHz Typical
8
8
8
1
HU16
ALYW
KU16
ALYW
TSSOP−8
DT SUFFIX
CASE 948R
• PECL Mode Operating Range: V = 2.375 V to 3.8 V
CC
with V = 0 V
EE
1
1
• NECL Mode Operating Range: V = 0 V
CC
with V = −2.375 V to −3.8 V
EE
L = Wafer Lot
Y = Year
W = Work Week
H = MC10
K = MC100
A = Assembly Location
• V Output
BB
• Open Input Default State
• LVDS Input Compatible
• Pb−Free Packages are Available
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
Semiconductor Components Industries, LLC, 2005
1
Publication Order Number:
February, 2005 − Rev. 6
MC10LVEP16/D
MC10LVEP16, MC100LVEP16
Table 1. PIN DESCRIPTION
1
2
8
7
NC
D
V
CC
Pin
Function
D*, D**
Q, Q
ECL Data Inputs
ECL Data Outputs
Ref. Voltage Output
Positive Supply
Negative Supply
No Connect
Q
Q
V
V
V
BB
CC
EE
D
3
4
6
5
NC
V
V
EE
BB
* Pins will default LOW when left open.
**Pins will default to V /2 when left open.
CC
Figure 1. 8−Lead Pinout (Top View) and Logic
Diagram
Table 2. ATTRIBUTES
Characteristics
Value
75 kW
Internal Input Pulldown Resistor
Internal Input Pullup Resistor
ESD Protection
37.5 kW
Human Body Model
Machine Model
Charged Device Model
> 4 kV
> 200 V
> 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)
Level 1
Flammability Rating
Transistor Count
Oxygen Index: 28 to 34
UL 94 V−0 @ 0.125 in
167 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
Table 3. MAXIMUM RATINGS
Symbol
Parameter
PECL Mode Power Supply
NECL Mode Power Supply
Condition 1
= 0 V
Condition 2
Rating
Unit
V
V
V
V
V
V
6
CC
EE
I
EE
CC
= 0 V
−6
V
PECL Mode Input Voltage
NECL Mode Input Voltage
V
V
= 0 V
= 0 V
V v V
6
−6
V
V
EE
CC
I
CC
V w V
I
EE
I
I
Output Current
Continuous
Surge
50
mA
mA
out
100
V
Sink/Source
BB
0.5
mA
°C
BB
T
Operating Temperature Range
Storage Temperature Range
−40 to +85
−65 to +150
A
T
°C
stg
q
Thermal Resistance (Junction−to−Ambient) 0 lfpm
500 lfpm
SOIC−8
SOIC−8
190
130
°C/W
°C/W
JA
q
q
Thermal Resistance (Junction−to−Case)
Standard Board
Thermal Resistance (Junction−to−Ambient) 0 lfpm
500 lfpm
SOIC−8
41 to 44
°C/W
JC
JA
TSSOP−8
TSSOP−8
185
140
°C/W
°C/W
q
Thermal Resistance (Junction−to−Case)
Standard Board
TSSOP−8
41 to 44
265
°C/W
°C
JC
T
sol
Wave Solder
<2 to 3 sec @ 248°C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
http://onsemi.com
2
MC10LVEP16, MC100LVEP16
Table 4. 10EP DC CHARACTERISTICS, PECL V = 2.5 V, V = 0 V (Note 2)
CC
EE
−40°C
25°C
Typ
22
85°C
Typ
22
Symbol
Characteristic
Power Supply Current
Min
17
Typ
22
Max
27
Min
17
Max
27
Min
17
Max
28
Unit
mA
mV
mV
V
I
EE
V
Output HIGH Voltage (Note 3)
Output LOW Voltage (Note 3)
1365
565
1.2
1490
740
1615
865
2.5
1430
630
1.2
1555
805
1680
930
2.5
1490
690
1.2
1615
865
1740
990
2.5
OH
V
V
OL
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Notes 4, 5)
IHCMR
I
I
Input HIGH Current
Input LOW Current
150
150
150
mA
mA
IH
IL
D
D
0.5
−150
0.5
−150
0.5
−150
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
2. Input and output parameters vary 1:1 with V . V can vary +0.125 V to −1.3 V.
CC
EE
3. All loading with 50 W to V − 2.0 V.
CC
4. Do not use V at V < 3.0 V. Single ended input CLK pin operation is limited to V ꢀ 3.0 V in PECL mode.
BB
CC
CC
5. V
min varies 1:1 with V , V
max varies 1:1 with V . The V range is referenced to the most positive side of the differential
IHCMR
EE IHCMR
CC
IHCMR
input signal.
Table 5. 10EP DC CHARACTERISTICS, PECL V = 3.3 V, V = 0 V (Note 6)
CC
EE
−40°C
25°C
Typ
85°C
Typ
Symbol
Characteristic
Power Supply Current
Min
17
Typ
22
Max
27
Min
17
Max
27
Min
17
Max
28
Unit
mA
mV
mV
mV
mV
mV
V
I
22
22
EE
V
Output HIGH Voltage (Note 7)
Output LOW Voltage (Note 7)
2165
1365
2090
1365
1790
1.2
2290
1540
2415
1665
2415
1690
1990
3.3
2230
1430
2155
1430
1855
1.2
2355
1605
2480
1730
2480
1755
2055
3.3
2290
1490
2215
1490
1915
1.2
2415
1665
2540
1790
2540
1815
2115
3.3
OH
OL
V
V
V
V
V
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Output Voltage Reference (Note 8)
IH
IL
1890
1955
2015
BB
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 9)
IHCMR
I
I
Input HIGH Current
Input LOW Current
150
150
150
mA
mA
IH
IL
D
D
0.5
−150
0.5
−150
0.5
−150
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
6. Input and output parameters vary 1:1 with V . V can vary +0.925 V to −0.5 V.
CC
EE
7. All loading with 50 W to V − 2.0 V.
CC
8. Single ended input CLK pin operation is limited to V ꢀ 3.0 V in PECL mode.
CC
9. V
min varies 1:1 with V , V
max varies 1:1 with V . The V
range is referenced to the most positive side of the differential
IHCMR
EE IHCMR
CC
IHCMR
input signal.
http://onsemi.com
3
MC10LVEP16, MC100LVEP16
Table 6. 10EP DC CHARACTERISTICS, NECL V = 0 V, V = −3.8 V to −2.375 V (Note 10)
CC
EE
−40°C
Typ
22
25°C
Typ
22
85°C
Typ
22
Symbol
Characteristic
Power Supply Current
Min
17
Max
Min
Max
Min
Max
28
Unit
mA
mV
mV
mV
mV
mV
V
I
27
17
27
17
EE
VOH
Output HIGH Voltage (Note 11)
Output LOW Voltage (Note 11)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Output Voltage Reference (Note 12)
−1135 −1010 −885 −1070 −945
−820 −1010 −885
−760
V
V
V
V
V
−1935 −1760 −1635 −1870 −1695 −1570 −1810 −1635 −1510
OL
−1210
−1935
−885 −1145
−1610 −1870
−820 −1085
−1545 −1810
−760
IH
−1485
IL
−1510 −1410 −1310 −1445 −1345 −1245 −1385 −1285 −1185
BB
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 13)
V
+1.2
0.0
V
+1.2
0.0
V
+1.2
EE
0.0
IHCMR
EE
EE
I
I
Input HIGH Current
Input LOW Current
150
150
150
mA
mA
IH
IL
D
D
0.5
−150
0.5
−150
0.5
−150
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
10.Input and output parameters vary 1:1 with V
.
CC
11. All loading with 50 W to V − 2.0 V.
CC
12.Single ended input CLK pin operation is limited to V ꢁ −3.0 V in NECL mode.
EE
13.V
min varies 1:1 with V , V
max varies 1:1 with V . The V
range is referenced to the most positive side of the differential
IHCMR
EE IHCMR
CC
IHCMR
input signal.
Table 7. 100EP DC CHARACTERISTICS, PECL V = 2.5 V, V = 0 V (Note 14)
CC
EE
−40°C
Typ
25°C
Typ
28
85°C
Typ
30
Symbol
Characteristic
Power Supply Current
Min
19
Max
Min
22
Max
34
Min
24
Max
36
Unit
mA
mV
mV
V
I
24
29
1605
900
3.3
EE
V
Output HIGH Voltage (Note 15)
Output LOW Voltage (Note 15)
1355
555
1.2
1480
730
1355
555
1.2
1480
730
1605
900
3.3
1355
555
1.2
1480
730
1605
900
3.3
OH
V
V
OL
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Notes 16, 17)
IHCMR
I
I
Input HIGH Current
Input LOW Current
150
150
150
mA
mA
IH
IL
D
D
0.5
−150
0.5
−150
0.5
−150
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
14.Input and output parameters vary 1:1 with V . V can vary +0.125 V to −1.3 V.
CC
EE
15.All loading with 50 W to V − 2.0 V.
CC
16.Do not use V at V < 3.0 V. Single ended input CLK pin operation is limited to V ꢀ 3.0 V in PECL mode.
BB
CC
CC
17.V
min varies 1:1 with V , V
max varies 1:1 with V . The V range is referenced to the most positive side of the differential
IHCMR
EE IHCMR
CC
IHCMR
input signal.
http://onsemi.com
4
MC10LVEP16, MC100LVEP16
Table 8. 100EP DC CHARACTERISTICS, PECL V = 3.3 V, V = 0 V (Note 18)
CC
EE
−40°C
Typ
25°C
Typ
85°C
Typ
Symbol
Characteristic
Power Supply Current
Min
19
Max
Min
22
Max
34
Min
24
Max
36
Unit
mA
mV
mV
mV
mV
mV
V
I
24
29
28
30
EE
V
Output HIGH Voltage (Note 19)
Output LOW Voltage (Note 19)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Output Voltage Reference (Note 20)
2155
1355
2135
1355
1775
1.2
2280
1530
2405
1700
2420
1700
1975
3.3
2155
1355
2135
1355
1775
1.2
2280
1530
2405
1700
2420
1700
1975
3.3
2155
1355
2135
1355
1775
1.2
2280
1530
2405
1700
2420
1700
1975
3.3
OH
OL
V
V
V
V
V
IH
IL
1875
1875
1875
BB
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 21)
IHCMR
I
I
Input HIGH Current
Input LOW Current
150
150
150
mA
mA
IH
IL
D
D
0.5
−150
0.5
−150
0.5
−150
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
18.Input and output parameters vary 1:1 with V . V can vary +0.925 V to −0.5 V.
CC
EE
19.All loading with 50 W to V − 2.0 V.
CC
20.Single ended input CLK pin operation is limited to V ꢀ 3.0 V in PECL mode.
CC
21.V
min varies 1:1 with V , V
max varies 1:1 with V . The V
range is referenced to the most positive side of the differential
IHCMR
EE IHCMR
CC
IHCMR
input signal.
Table 9. 100EP DC CHARACTERISTICS, NECL V = 0 V, V = −3.8 V to −2.375 V (Note 22)
CC
EE
−40°C
Typ
24
25°C
Typ
28
85°C
Typ
30
Symbol
Characteristic
Power Supply Current
Min
Max
29
Min
Max
Min
Max
Unit
mA
mV
mV
mV
mV
mV
V
I
19
22
34
24
36
EE
V
Output HIGH Voltage (Note 23)
Output LOW Voltage (Note 23)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Output Voltage Reference (Note 24)
−1145 −1020 −895 −1145 −1020 −895 −1145 −1020 −895
−1945 −1770 −1600 −1945 −1770 −1600 −1945 −1770 −1600
OH
OL
V
V
V
V
V
−1165
−1945
−880 −1165
−1600 −1945
−880 −1165
−1600 −1945
−880
IH
−1600
IL
−1525 −1425 −1325 −1525 −1425 −1325 −1525 −1425 −1325
BB
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 25)
V
+1.2
0.0
V
+1.2
0.0
V
+1.2
EE
0.0
IHCMR
EE
EE
I
I
Input HIGH Current
Input LOW Current
150
150
150
mA
mA
IH
IL
D
D
0.5
−150
0.5
−150
0.5
−150
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
22.Input and output parameters vary 1:1 with V
.
CC
23.All loading with 50 W to V − 2.0 V.
CC
24.Single ended input CLK pin operation is limited to V ꢁ −3.0 V in NECL mode.
EE
25.V
min varies 1:1 with V , V
max varies 1:1 with V . The V
range is referenced to the most positive side of the differential
IHCMR
EE IHCMR
CC
IHCMR
input signal.
http://onsemi.com
5
MC10LVEP16, MC100LVEP16
Table 10. AC CHARACTERISTICS V = 0 V; V = −3.8 V to −2.375 V or V = 2.375 V to 3.8 V; V = 0 V (Note 26)
CC
EE
CC
EE
−40°C
Typ
25°C
Typ
> 4
85°C
Typ
> 4
Min
Max
Min
Max
Min
Max
Symbol
Characteristic
Maximum Frequency
(See Figure 2. F /JITTER)
Unit
f
> 4
GHz
max
max
t
t
,
Propagation Delay to
Output Differential
150
220
300
170
240
320
190
260
330
ps
PLH
PHL
t
t
Duty Cycle Skew (Note 27)
5.0
0.2
20
5.0
0.2
20
5.0
0.2
20
ps
ps
SKEW
CLOCK Random Jitter (RMS)
(See Figure 2. F /JITTER)
< 1
< 1
< 1
JITTER
max
V
Input Voltage Swing
150
70
800
120
1200
170
150
80
800
130
1200
180
150
100
800
150
1200
200
mV
ps
PP
(Differential Configuration)
t
t
Output Rise/Fall Times
(20% − 80%)
Q, Q
r
f
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
26.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 W to V − 2.0 V.
CC
27.Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays
are measured from the cross point of the inputs to the cross point of the outputs.
900
800
700
600
500
400
300
200
100
0
9
8
7
6
5
4
3
2
1
(JITTER)
5000
0
1000
2000
3000
4000
6000
FREQUENCY (MHz)
Figure 2. Fmax/Jitter
http://onsemi.com
6
MC10LVEP16, MC100LVEP16
Z = 50 W
Q
Q
D
D
o
Receiver
Device
Driver
Device
Z = 50 W
o
50 W
50 W
V
TT
V
= V − 2.0 V
TT
CC
Figure 3. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D − Termination of ECL Logic Devices.)
ORDERING INFORMATION
†
Device
MC10LVEP16D
Package
SOIC−8
Shipping
98 Units / Rail
2500 / Tape & Reel
100 Units / Rail
2500 / Tape & Reel
98 Units / Rail
MC10LVEP16DR2
MC10LVEP16DT
MC10LVEP16DTR2
MC100LVEP16D
MC100LVEP16DG
SOIC−8
TSSOP−8
TSSOP−8
SOIC−8
SOIC−8
(Pb−Free)
98 Units / Rail
MC100LVEP16DR2
MC100LVEP16DT
MC100LVEP16DTG
SOIC−8
2500 / Tape & Reel
100 Units / Rail
100 Units / Rail
TSSOP−8
TSSOP−8
(Pb−Free)
MC100LVEP16DTR2
MC100LVEP16DTR2G
TSSOP−8
2500 / Tape & Reel
2500 / Tape & Reel
TSSOP−8
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
7
MC10LVEP16, MC100LVEP16
Resource Reference of Application Notes
AN1405/D
AN1406/D
AN1503/D
AN1504/D
AN1568/D
AN1642/D
AND8001/D
AND8002/D
AND8020/D
AND8066/D
AND8090/D
−
−
−
−
−
−
−
−
−
−
−
ECL Clock Distribution Techniques
Designing with PECL (ECL at +5.0 V)
ECLinPSt I/O SPiCE Modeling Kit
Metastability and the ECLinPS Family
Interfacing Between LVDS and ECL
The ECL Translator Guide
Odd Number Counters Design
Marking and Date Codes
Termination of ECL Logic Devices
Interfacing with ECLinPS
AC Characteristics of ECL Devices
http://onsemi.com
8
MC10LVEP16, MC100LVEP16
PACKAGE DIMENSIONS
SOIC−8 NB
CASE 751−07
ISSUE AE
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
−X−
A
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
8
5
4
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
S
M
M
B
0.25 (0.010)
Y
1
K
−Y−
G
MILLIMETERS
DIM MIN MAX
INCHES
MIN
MAX
0.197
0.157
0.069
0.020
A
B
C
D
G
H
J
K
M
N
S
4.80
3.80
1.35
0.33
5.00 0.189
4.00 0.150
1.75 0.053
0.51 0.013
C
N X 45
_
SEATING
PLANE
−Z−
1.27 BSC
0.050 BSC
0.10 (0.004)
0.10
0.19
0.40
0
0.25 0.004
0.25 0.007
1.27 0.016
0.010
0.010
0.050
8
0.020
0.244
M
J
H
D
8
0
_
_
_
_
0.25
5.80
0.50 0.010
6.20 0.228
M
S
S
X
0.25 (0.010)
Z
Y
SOLDERING FOOTPRINT*
1.52
0.060
7.0
0.275
4.0
0.155
0.6
0.024
1.270
0.050
mm
inches
ǒ
Ǔ
SCALE 6:1
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
9
MC10LVEP16, MC100LVEP16
PACKAGE DIMENSIONS
TSSOP−8
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948R−02
ISSUE A
8x K REF
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
M
S
S
V
0.10 (0.004)
T U
S
0.15 (0.006) T U
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
PER SIDE.
2X L/2
8
5
4
0.25 (0.010)
B
−U−
L
1
M
PIN 1
IDENT
5. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE −W−.
S
0.15 (0.006) T U
A
−V−
F
DETAIL E
MILLIMETERS
INCHES
MIN
DIM MIN
MAX
3.10
3.10
MAX
0.122
0.122
0.043
0.006
0.028
A
B
C
D
F
2.90
2.90
0.80
0.05
0.40
0.114
0.114
C
1.10 0.031
0.15 0.002
0.70 0.016
0.10 (0.004)
−W−
SEATING
D
−T−
G
G
K
L
0.65 BSC
0.026 BSC
PLANE
0.25
0.40 0.010
0.016
4.90 BSC
0.193 BSC
0
DETAIL E
M
0
6
6
_
_
_
_
ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
For additional information, please contact your
local Sales Representative.
MC10LVEP16/D
相关型号：
©2020 ICPDF网 联系我们和版权申明