MC74ACT109D [ONSEMI]
Dual JK Positive Edge−Triggered Flip−Flop; 双JK正边沿触发触发器型号: | MC74ACT109D |
厂家: | ONSEMI |
描述: | Dual JK Positive Edge−Triggered Flip−Flop |
文件: | 总9页 (文件大小:233K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
MC74AC109, MC74ACT109
Dual JK Positive
Edge−Triggered Flip−Flop
The MC74AC109/74ACT109 consists of two high−speed
completely independent transition clocked JK flip−flops. The clocking
operation is independent of rise and fall times of the clock waveform.
The JK design allows operation as a D flip−flop (refer to
MC74AC74/74ACT74 data sheet) by connecting the J and K inputs
together.
http://onsemi.com
Asynchronous Inputs:
DIP−16
N SUFFIX
CASE 648
LOW input to S (Set) sets Q to HIGH level
LOW input to C (Clear) sets Q to LOW level
D
16
D
Clear and Set are independent of clock
1
Simultaneous LOW on C and S makes both Q and Q HIGH
D
D
SO−16
D SUFFIX
CASE 751B
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs
16
1
V
C
J
2
K
CP
S
Q
Q
2
CC
D2
2
2
D2
2
16
15
14
13
12
11
10
9
TSSOP−16
DT SUFFIX
CASE 948F
C
J
K
CP
S
D
Q
16
D
Q
1
C
D1
J
K
1
CP
S
D1
Q
Q
1
1
1
1
EIAJ−16
M SUFFIX
CASE 966
1
2
4
5
6
7
8
3
16
C
J
1
K
CP
S
Q
Q
GND
D1
1
1
D1
1
1
1
Figure 1. Pinout; 16−Lead Packages Conductors
ORDERING INFORMATION
(Top View)
Device
Package
Shipping
PIN ASSIGNMENT
MC74AC109N
MC74ACT109N
MC74AC109D
MC74ACT109D
MC74AC109DR2
25 Units/Rail
25 Units/Rail
48 Units/Rail
48 Units/Rail
PDIP−16
PDIP−16
SOIC−16
SOIC−16
PIN
J , J , K , K
2
FUNCTION
Data Inputs
1
2
1
CP , CP
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
1
2
C , C
D1 D2
SOIC−16 2500 Tape & Reel
S
, S
D1 D2
MC74ACT109DR2
MC74AC109DT
2500 Tape & Reel
96 Units/Rail
SOIC−16
Q , Q , Q ,
1
2
2
1
TSSOP−16
Q
MC74ACT109DT
MC74AC109DTR2
MC74ACT109DTR2
MC74AC109M
96 Units/Rail
2500 Tape & Reel
2500 Tape & Reel
50 Units/Rail
TSSOP−16
TSSOP−16
TSSOP−16
EIAJ−16
50 Units/Rail
MC74ACT109M
MC74AC109MEL
MC74ACT109MEL
EIAJ−16
2000 Tape & Reel
2000 Tape & Reel
EIAJ−16
EIAJ−16
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 6 of this data sheet.
©
Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
June, 2006 − Rev. 6
MC74AC109/D
MC74AC109, MC74ACT109
TRUTH TABLE
Inputs
Outputs
Q
J
Q
K
S
C
D
D
S
C
D
CP
J
K
Q
Q
D
CP
L
H
X
X
X
X
X
X
L
X
X
X
L
H
L
H
L
L
H
H
H
H
L
L
L
H
H
H
H
H
H
H
H
H
H
H
L
H
X
L
Toggle
Q
J
Q
K
H
H
X
Q
H
Q
Q −
0
0
S
C
D
D
L
CP
L
Q −
0
0
H = HIGH Voltage Level
L = LOW Voltage Level
= LOW−to−HIGH Clock Transition
X = Immaterial
Figure 2. Logic Symbol
Q (Q ) = Previous Q (Q ) before
0
0
0
0
LOW−to−HIGH Transition of Clock
S
D
K
Q
Q
CP
J
C
D
NOTE: This diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation
delays.
Figure 3. Logic Diagram
(One Half Shown)
MAXIMUM RATINGS*
Symbol
Parameter
Value
Unit
V
V
V
DC Supply Voltage (Referenced to GND)
−0.5 to +7.0
V
V
CC
IN
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
−0.5 to V +0.5
CC
−0.5 to V +0.5
V
OUT
CC
I
I
I
±20
±50
mA
mA
mA
°C
IN
DC Output Sink/Source Current, per Pin
OUT
CC
DC V or GND Current per Output Pin
±50
CC
T
stg
Storage Temperature
−65 to +150
*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recom-
mended Operating Conditions.
http://onsemi.com
2
MC74AC109, MC74ACT109
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Typ
5.0
5.0
−
Max
6.0
Unit
′AC
2.0
4.5
0
V
V
Supply Voltage
V
V
CC
′ACT
5.5
, V
DC Input Voltage, Output Voltage (Ref. to GND)
V
CC
IN
OUT
V
V
V
V
V
@ 3.0 V
@ 4.5 V
@ 5.5 V
@ 4.5 V
@ 5.5 V
−
150
40
25
10
8.0
−
−
CC
CC
CC
CC
CC
Input Rise and Fall Time (Note 1)
′AC Devices except Schmitt Inputs
−
−
−
−
−
ns/V
t , t
r
f
−
−
Input Rise and Fall Time (Note 2)
′ACT Devices except Schmitt Inputs
t , t
ns/V
r
f
−
T
Junction Temperature (PDIP)
Operating Ambient Temperature Range
Output Current − High
−
140
85
°C
°C
J
T
A
−40
−
25
−
I
I
−24
24
mA
mA
OH
OL
Output Current − Low
−
−
1. V from 30% to 70% V ; see individual Data Sheets for devices that differ from the typical input rise and fall times.
IN
CC
2. V from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.
IN
DC CHARACTERISTICS
74AC
74AC
T
=
A
V
(V)
CC
T
A
= +25°C
−40°C to
+85°C
Symbol
Parameter
Unit
Conditions
Typ
Guaranteed Limits
V
V
V
3.0
4.5
5.5
1.5
2.25
2.75
2.1
3.15
3.85
2.1
3.15
3.85
V
= 0.1 V
OUT
Minimum High Level
Input Voltage
IH
V
V
V
or V − 0.1 V
CC
3.0
4.5
5.5
1.5
2.25
2.75
0.9
1.35
1.65
0.9
1.35
1.65
V
= 0.1 V
OUT
Maximum Low Level
Input Voltage
IL
or V − 0.1 V
CC
3.0
4.5
5.5
2.99
4.49
5.49
2.9
4.4
5.4
2.9
4.4
5.4
I
= −50 μA
OUT
Minimum High Level
Output Voltage
OH
*V = V or V
IH
IN
IL
3.0
4.5
5.5
−
−
−
2.56
3.86
4.86
2.46
3.76
4.76
−12 mA
−24 mA
−24 mA
V
V
I
I
OH
V
3.0
4.5
5.5
0.002
0.001
0.001
0.1
0.1
0.1
0.1
0.1
0.1
= 50 μA
OUT
Maximum Low Level
Output Voltage
OL
*V = V or V
IN
IL
IH
3.0
4.5
5.5
−
−
−
0.36
0.36
0.36
0.44
0.44
0.44
12 mA
24 mA
24 mA
V
I
OL
I
Maximum Input
Leakage Current
IN
5.5
−
±0.1
±1.0
μA
V = V , GND
I
CC
I
I
I
5.5
5.5
−
−
−
−
75
mA
mA
V
V
= 1.65 V Max
= 3.85 V Min
†Minimum Dynamic
Output Current
OLD
OHD
CC
OLD
OHD
−75
Maximum Quiescent
Supply Current
5.5
−
4.0
40
μA
V
= V or GND
IN CC
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
NOTE:
I
and I @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V
.
CC
IN
CC
http://onsemi.com
3
MC74AC109, MC74ACT109
AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74AC
74AC
T
= −40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
C
Symbol
Parameter
Unit
L
= 50 pF
L
Min
Typ
Max
Min
Max
3.3
5.0
125
150
−
−
−
−
100
125
−
−
Maximum Clock
Frequency
f
t
t
t
t
MHz
ns
3−3
3−6
3−6
3−6
3−6
max
3.3
5.0
4.0
2.5
−
−
13.5
10.0
3.5
2.0
16.0
10.5
Propagation Delay
CP to Q or Q
PLH
PHL
PLH
PHL
n
n
n
3.3
5.0
3.0
2.0
−
−
14.0
10.0
3.0
1.5
14.5
10.5
Propagation Delay
CP to Q or Q
ns
n
n
n
3.3
5.0
3.0
2.5
−
−
12.0
9.0
2.5
2.0
13.0
10.0
Propagation Delay
or S to Q or Q
n
ns
C
Dn
Dn
n
3.3
5.0
3.0
2.0
−
−
12.0
9.5
3.0
2.0
13.5
10.5
Propagation Delay
CD or S to Q or Q
n
ns
n
Dn
n
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
AC OPERATING REQUIREMENTS
74AC
74AC
T
= −40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
= 50 pF
Symbol
Parameter
Unit
L
C
L
Typ
Guaranteed Minimum
Set−up Time, HIGH or LOW
J or K to CP
3.3
5.0
−
−
6.5
4.5
7.5
5.0
t
t
t
t
ns
ns
ns
ns
3−9
3−9
3−6
3−9
s
n
n
n
Hold Time, HIGH or LOW
J or K to CP
3.3
5.0
−
−
0
0.5
0
0.5
h
w
n
n
n
Pulse Width
CP or S
3.3
5.0
−
−
4.0
3.5
4.5
3.5
C
n or Dn
Dn
Recovery TIme
or S to CP
3.3
5.0
−
−
0
0
0
0
rec
C
Dn
Dn
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
DC CHARACTERISTICS
74ACT
74ACT
T
=
A
V
(V)
CC
T
A
= +25°C
−40°C to
+85°C
Symbol
Parameter
Unit
Conditions
Typ
Guaranteed Limits
V
V
V
4.5
5.5
1.5
1.5
2.0
2.0
2.0
2.0
V
= 0.1 V
OUT
Minimum High Level
Input Voltage
IH
V
V
V
or V − 0.1 V
CC
4.5
5.5
1.5
1.5
0.8
0.8
0.8
0.8
V
= 0.1 V
OUT
Maximum Low Level
Input Voltage
IL
or V − 0.1 V
CC
4.5
5.5
4.49
5.49
4.4
5.4
4.4
5.4
I
= −50 μA
OUT
Minimum High Level
Output Voltage
OH
*V = V or V
IH
IN
IL
4.5
5.5
−
−
3.86
4.86
3.76
4.76
V
−24 mA
−24 mA
I
OH
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
http://onsemi.com
4
MC74AC109, MC74ACT109
DC CHARACTERISTICS (continued)
74ACT
74ACT
T
=
A
V
(V)
CC
T
A
= +25°C
−40°C to
+85°C
Symbol
Parameter
Unit
Conditions
Typ
Guaranteed Limits
V
4.5
5.5
0.001
0.001
0.1
0.1
0.1
0.1
I
= 50 μA
OUT
Maximum Low Level
Output Voltage
OL
V
V
*V = V or V
IN
IL
IH
4.5
5.5
−
−
0.36
0.36
0.44
0.44
24 mA
24 mA
I
OL
I
Maximum Input
Leakage Current
IN
5.5
−
±0.1
±1.0
μA
V = V , GND
I CC
ΔI
Additional Max. I /Input
5.5
5.5
5.5
0.6
−
−
−
−
1.5
75
mA
mA
mA
V = V − 2.1 V
CCT
CC
I
CC
I
V
V
= 1.65 V Max
†Minimum Dynamic
Output Current
OLD
OLD
OHD
I
I
−
−75
= 3.85 V Min
OHD
CC
Maximum Quiescent
Supply Current
5.5
−
4.0
40
μA
V
= V or GND
IN CC
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74ACT
74ACT
T
= −40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
C
Symbol
Parameter
Unit
L
= 50 pF
L
Min
Typ
Max
Min
Max
Maximum Clock
Frequency
f
t
t
t
t
5.0
5.0
5.0
5.0
5.0
145
−
−
125
−
MHz
ns
3−3
3−6
3−6
3−6
3−6
max
Propagation Delay
4.0
3.0
2.5
2.5
−
−
−
−
11.0
10.0
9.5
3.5
2.5
2.0
2.0
13.0
11.5
10.5
11.5
PLH
PHL
PLH
PHL
CP to Q or Q
n
n
n
Propagation Delay
CP to Q or Q
ns
n
n
n
Propagation Delay
or S to Q or Q
ns
C
Dn
Dn
n
n
Propagation Delay
or S to Q or Q
10.0
ns
C
Dn
Dn
n
n
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
AC OPERATING REQUIREMENTS
74ACT
74ACT
= −40°C
T
A
T
C
= +25°C
V
(V)
*
Fig.
No.
A
CC
to +85°C
= 50 pF
Symbol
Parameter
Unit
= 50 pF
L
C
L
Typ
Guaranteed Minimum
Set−up Time, HIGH or LOW
J or K to CP
t
t
t
5.0
5.0
5.0
−
2.0
2.0
5.0
2.5
2.0
6.0
ns
ns
ns
3−9
3−9
3−6
s
n
n
n
Hold Time, HIGH or LOW
J or K to CP
−
−
h
w
n
n
n
Pulse Width
CP or S
C
n or Dn
Dn
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
http://onsemi.com
5
MC74AC109, MC74ACT109
AC OPERATING REQUIREMENTS (continued)
74ACT
74ACT
= −40°C
T
A
V
(V)
*
T
C
= +25°C
Fig.
No.
CC
A
to +85°C
= 50 pF
Symbol
Parameter
Unit
= 50 pF
L
C
L
Typ
Guaranteed Minimum
Recovery TIme
or S to CP
t
5.0
−
0
0
ns
3−9
rec
C
Dn
Dn
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
CAPACITANCE
Symbol
Value
Typ
Parameter
Unit
Test Conditions
C
C
Input Capacitance
4.5
35
pF
pF
V
V
= 5.0 V
= 5.0 V
IN
CC
CC
Power Dissipation Capacitance
PD
MARKING DIAGRAMS
DIP−16
SO−16
TSSOP−16
EIAJ−16
MC74AC109N
AWLYYWW
AC109
AWLYWW
74AC109
ALYW
AC
109
ALYW
ACT109
AWLYWW
MC74ACT109N
AWLYYWW
74ACT109
ALYW
ACT
109
ALYW
A
= Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
http://onsemi.com
6
MC74AC109, MC74ACT109
PACKAGE DIMENSIONS
PDIP−16
N SUFFIX
16 PIN PLASTIC DIP PACKAGE
CASE 648−08
ISSUE R
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
−A−
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
16
1
9
8
B
S
INCHES
DIM MIN MAX
MILLIMETERS
MIN
18.80
6.35
3.69
0.39
1.02
MAX
19.55
6.85
4.44
0.53
1.77
F
A
B
C
D
F
0.740
0.250
0.145
0.015
0.040
0.770
0.270
0.175
0.021
0.70
C
L
SEATING
PLANE
−T−
G
H
J
0.100 BSC
0.050 BSC
2.54 BSC
1.27 BSC
K
M
0.008
0.015
0.130
0.305
10
0.21
0.38
3.30
7.74
10
H
J
K
L
0.110
0.295
0
2.80
7.50
0
G
D 16 PL
M
S
_
_
_
_
0.020
0.040
0.51
1.01
M
M
0.25 (0.010)
T A
SO−16
D SUFFIX
16 PIN PLASTIC SOIC PACKAGE
CASE 751B−05
ISSUE J
−A−
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
16
9
8
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
−B−
P 8 PL
M
S
B
0.25 (0.010)
1
G
MILLIMETERS
INCHES
DIM MIN
MAX
10.00
4.00
1.75
0.49
1.25
MIN
MAX
0.393
0.157
0.068
0.019
0.049
F
A
B
C
D
F
9.80
3.80
1.35
0.35
0.40
0.386
0.150
0.054
0.014
0.016
R X 45
K
_
C
G
J
1.27 BSC
0.050 BSC
−T−
SEATING
PLANE
0.19
0.10
0
0.25
0.25
7
0.008
0.004
0
0.009
0.009
7
J
M
K
M
P
R
D
16 PL
_
_
_
_
5.80
0.25
6.20
0.50
0.229
0.010
0.244
0.019
M
S
S
A
0.25 (0.010)
T
B
http://onsemi.com
7
MC74AC109, MC74ACT109
PACKAGE DIMENSIONS
TSSOP−16
DT SUFFIX
16 PIN PLASTIC TSSOP PACKAGE
CASE948F−01
ISSUE O
16X KREF
M
S
S
V
0.10 (0.004)
T
U
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
S
U
0.15 (0.006) T
K
K1
16
9
2X L/2
J1
B
SECTION N−N
L
−U−
J
PIN 1
IDENT.
8
1
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE −W−.
N
0.25 (0.010)
S
0.15 (0.006) T
U
A
M
MILLIMETERS
INCHES
−V−
DIM MIN
MAX
5.10
4.50
1.20
0.15
0.75
MIN
MAX
0.200
0.177
A
B
4.90
4.30
−−−
0.193
0.169
N
C
−−− 0.047
0.006
0.030
F
DETAIL E
D
0.05
0.50
0.002
0.020
F
G
H
0.65 BSC
0.026 BSC
0.18
0.09
0.09
0.19
0.19
0.28
0.20
0.16
0.30
0.25
0.007
0.004
0.004
0.007
0.007
0.011
0.008
0.006
0.012
0.010
J
J1
K
−W−
C
K1
L
6.40 BSC
0.252 BSC
0
0.10 (0.004)
M
0
8
8
_
_
_
_
DETAIL E
H
SEATING
PLANE
−T−
D
G
EIAJ−16
M SUFFIX
16 PIN PLASTIC EIAJ PACKAGE
CASE966−01
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
ISSUE O
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
L
16
9
E
Q
1
H
E
E
M
_
4. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
1
8
L
DETAIL P
Z
D
VIEW P
e
MILLIMETERS
INCHES
MIN MAX
−−− 0.081
A
DIM MIN
MAX
c
A
−−−
0.05
0.35
0.18
9.90
5.10
2.05
A
1
0.20 0.002
0.50 0.014
0.27 0.007
10.50 0.390
5.45 0.201
0.008
0.020
0.011
0.413
0.215
b
c
D
E
A
1
b
0.13 (0.005)
e
1.27 BSC
0.050 BSC
0.10 (0.004)
M
H
7.40
0.50
1.10
8.20 0.291
0.85 0.020
1.50 0.043
0.323
0.033
0.059
E
L
L
E
0
10
0.90 0.028
10
0.035
M
Q
0
_
_
_
_
0.70
−−−
1
Z
0.78
−−− 0.031
http://onsemi.com
8
MC74AC109, MC74ACT109
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
MC74AC109/D
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明