NIS6432MT1TWG [ONSEMI]
Electronic Fuse, +3.3 V, +5 V;型号: | NIS6432MT1TWG |
厂家: | ONSEMI |
描述: | Electronic Fuse, +3.3 V, +5 V |
文件: | 总13页 (文件大小:532K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Electronic Fuse, +3.3/+5 Volt
NIS6432, NIS6452
The NIS64x2 is a cost effective, resettable fuse which can greatly
enhance the reliability of a hard drive or other circuit from both
catastrophic and shutdown failures.
It is designed to buffer the load device from excessive input voltage
which can damage sensitive circuits and to protect the input side
circuitry from reverse currents. It includes an overvoltage clamp
circuit that limits the output voltage during transients but does not shut
the unit down, thereby allowing the load circuit to continue its
operation.
www.onsemi.com
Features
• 42 mW Typical
WQFN12
CASE 510BM
• Digital and Tristate Enable
• Integrated Reverse Current Protection
• Thermally Protected
MARKING DIAGRAM
• Integrated Soft−Start Circuit
• Fast Response Overvoltage Clamp Circuit
• Internal Undervoltage Lockout Circuit
• Internal Charge Pump
XXXXX
ALYWG
G
XXXX = Specific Device Code
A
L
Y
W
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
• Load Current Monitor Pin
• ESD Ratings:
Human Body Model (HBM); 2000 V
Charged Device Model (CDM); 2000 V
Latch−Up; Class 1
(Note: Microdot may be in either location)
• These Devices are Pb−Free and are RoHS Compliant
Typical Applications
• Hard Drives
• Solid State Drives
• Mother Boards
PIN CONNECTIONS
12
1
2
3
4
5
V
V
V
V
V
V
11
10
IN
IN
IN
OUT
OUT
OUT
NIS6432
NIS6452
9
8
7
13
SAS
I
LIM
IN
dV/dt
En/Fault
6
ORDERING INFORMATION
See detailed ordering and shipping information on page 11 of
this data sheet.
© Semiconductor Components Industries, LLC, 2017
1
Publication Order Number:
November, 2020 − Rev. 5
NIS6432/D
NIS6432, NIS6452
3.3V/5V
Source
VIN
VOUT
LOAD
NIS64x2
SAS Disable
SASIN
ISENSE
1mF
RSENSE
1kW
ILIM
EN/Fault
Fault
EN
RLIM
GND
dV/dt
Cdvdt
Figure 1. Typical Application Circuit
3.3V/5V
Source
VIN
VOUT
LOAD
NIS64x2
SAS Disable
SASIN
ISENSE
ILIM
1mF
RSENSE
1kW
EN/Fault
Fault
EN
RLIM
GND
dV/dt
Cdvdt
11
10
9
+12 Source
Source
Source
Source
Vcc
8
7
Source
Source
6
3
Enable/
Fault
4
2
ILIMIT
RLIM
NIS5x2x
LOAD
dV/dt
GND
1
Figure 2. Common Thermal Shutdown with another eFuse
www.onsemi.com
2
NIS6432, NIS6452
V
IN
Charge
Pump
EN/Fault
Enable/Fault
SAS
Disable
SAS
IN
Current
Limit
Current
Monitor
I
SENSE
V
Thermal
Shutdown
OUT
I
Limit
dV/dt
dV/dt
Control
UVLO
Voltage
Clamp
GND
Figure 3. Block Diagram
www.onsemi.com
3
NIS6432, NIS6452
Table 1. PIN FUNCTION DESCRIPTION
Pin No.
Pin Name
Description
1,2,3
V
IN
Positive input voltage to the device.
4
5
SAS
When this pin is pulled high the eFuse is turned off.
IN
EN/Fault
This pin is a tri−state, bidirectional interface. It can be pulled to ground with an external open−drain
or open collector device to shut down the eFuse. It can also be used as a status indicator; if the
voltage level is intermediate (around 1.4 V), the eFuse is in thermal shutdown. If the voltage level is
high (around 3 V) the eFuse is operating normally. Do not actively drive this pin to any voltage. Do
not connect a capacitor to this pin.
6
7
I
Current Sense Pin. Connect a 1 kW 1% resistor and a 1 mF capacitor to ground.
The internal dV/dt circuit controls the slew rate of the output voltage at turn on.
A resistor between this pin and ground pin sets the overload and short circuit current limit levels.
Source of the internal power FET and the output terminal of the fuse
SENSE
dV/dt
8
I
LIM
9,10,11
12,13
V
OUT
GND
Negative input voltage to the device. This is used as the internal reference for the IC.
Table 2. MAXIMUM RATINGS
Rating
Symbol
Value
Unit
Input Voltage, operating, steady−state (V to GND)
V
IN
−0.3 to +14
−0.3 to +15
−0.3 to 6
V
IN
Transient (100 ms)
Voltage range on EN/Fault pin
V
Voltage range on SAS pin
−0.3 to 6
IN
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
Table 3. THERMAL RATINGS
Thermal Resistance, Junction to Air
q
75
12
°C/W
°C/W
°C/W
°C/W
W
JA
2
(4 layer High−K JEDEC JESD51−7 PCB, 100 mm , 2 oz. Cu)
Thermal Resistance, Junction−to−Lead
(4 layer High−K JEDEC JESD51−7 PCB, 100 mm , 2 oz. Cu)
Y
J−L
J−B
J−T
max
2
Thermal Resistance, Junction−to−Board
(4 layer High−K JEDEC JESD51−7 PCB, 100 mm , 2 oz. Cu)
Y
Y
12
2
Thermal Resistance, Junction−to−Case Top
(4 layer High−K JEDEC JESD51−7 PCB, 100 mm , 2 oz. Cu)
5
2
Total Power Dissipation @ T = 25°C
P
1.67
A
2
(4 layer High−K JEDEC JESD51−7 PCB, 100 mm , 2 oz. Cu)
Derate above 25°C
13.4
mW/°C
°C
Operating Ambient Temperature Range
Operating Junction Temperature Range
Non−operating Storage Temperature Range
Lead Temperature, Soldering (10 Sec)
T
−40 to 125
−40 to 150
−55 to 155
260
A
T
°C
J
T
STG
°C
T
°C
L
www.onsemi.com
4
NIS6432, NIS6452
Table 4. ELECTRICAL CHARACTERISTICS
(Unless otherwise noted: V = 5 V, dV/dt pin open, R
= 10 kW, T = 25°C)
IN
LIM
A
Characteristics
POWER FET
Symbol
Min
Typ
Max
Unit
ON Resistance (Note 4)
T = 140°C (Note 5)
J
R
42
62
5
60
mW
A
DS(on)
Continuous Current (Ta = 25°C, 0.5 sq in pad) (Note 4)
(Ta = 80°C, minimum copper)
I
d
3.8
Off State Leakage (Vin = 5 V, EN = 0 V)
THERMAL LATCH
I
1
mA
leak
Shutdown Temperature (Note 1)
UNDER/OVERVOLTAGE PROTECTION
T
SD
150
175
200
°C
V
OUT
Maximum (V = 10 V)
NIS6432
NIS6452
V
out−clamp
3.6
6.3
3.9
6.5
4.4
7.0
V
CC
Undervoltage Lockout (Turn on, Voltage Going High)
UVLO Hysteresis
V
2.3
2.8
V
V
UVLO
V
0.4
Hyst
CURRENT LIMIT
Overload Current Limit (overload/trigger), R
= 10 kW
I
4.3
2.7
A
A
LIM
OL
Short Circuit Current Limit, R
= 10 kW
I
2.34
5.5
3.06
40
LIM
SC
Current Limit Response Time
LOAD CURRENT MONITORING
T
ms
ilim
Load Monitor Sense Current, R
REVERSE CURRENT LIMIT
Reverse Current Limit (Note 5)
= 1 kW
I
1
mA/A
SENSE
SENSE
I
1.2
1.78
10
A
REVERSE
Reverse Current Limit Response Time
(dVin/dt = −5 V/1 ms, 20 mF Load)
T
5
ms
IREVERSE
SLEW RATE CONTROL
Slew Rate (No dV/dt capacitor)
ENABLE/FAULT
SR
1.0
ms
Output Logic Level Low (Output Disabled)
EN
EN
0.8
V
V
(VOL)
Output Logic Level Mid (Thermal Fault, Output Disabled)
Output Logic Level High (Output Enabled)
Logic Low Sink Current (Venable = 0 V)
0.9
2.1
1.4
12
1.95
(MID)
EN
EN
V
(VOH)
(ISink)
(ILeak)
20.24
1
mA
mA
Logic High Leakage Current for External Switch
(Venable = 3.3 V)
EN
Maximum Fanout for Fault Signal (Total number of chips that
can be connected to this pin for simultaneous shutdown)
EN
3
Units
(Fanout)
SAS DISABLE
Logic Level Low (Output Enabled)
Logic Level High (Output Disabled)
De−glitch Filter Delay
TOTAL DEVICE
SAS
SAS
0.3
2
V
V
IN(VIL)
1.2
50
IN(VIH)
SAS
ms
Tdly
Bias Current
I
mA
Bias
Operational (I
= 0 A)
300
160
100
Load
Shutdown (EN = 0), (Note 2)
Fault
120
www.onsemi.com
5
NIS6432, NIS6452
Table 4. ELECTRICAL CHARACTERISTICS
(Unless otherwise noted: V = 5 V, dV/dt pin open, R
= 10 kW, T = 25°C)
IN
LIM
A
Characteristics
FAULT EVENTS
Symbol
Min
Typ
Max
Unit
EN/Fault
Level
V
OUT
State
Latch
Under Voltage Lock Out
Thermal Shutdown
UVLO
TSD
EN
EN
EN
off
off
off
on
no
(VOL)
(MID)
(MID)
(VOH)
yes, (Note 1)
no, (Note 5)
N/A
Reverse Current Protection
No Fault (Vin > UVLO)
Ireverse
EN
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. eFuse is latched off until the En/Fault pin is pulled low and then released, the SAS Disable pin is pulled high and then released or a power
on reset is applied to the device.
2. Does not include fan out of Enable/Fault function.
3. Pulse test: Pulse width 300 s, duty cycle 2%
4. Verified by design.
5. Once the device has entered shutdown mode due to a reverse current event, it will re−enable its output when V > V
for at least 100 ms.
IN
OUT
The slew rate SR will be applied when the output is re−enabled.
www.onsemi.com
6
NIS6432, NIS6452
TYPICAL CHARACTERISTICS
100
35
30
25
20
15
10
85°C
25°C
−40°C
10
5
0
1
0
200 400 600 800 1000 1200 1400 1600 1800 2000
CAPACITANCE FROM dv/dt PIN TO GND (pF)
0
5
10
POWER (W)
15
20
100
6
Figure 4. Slew Rate vs Cdvdt capacitance for
3.3V and 5V
Figure 5. Thermal Trip Time vs Power
Dissipation
3
7
6.8
6.6
6.4
6.2
6
UVLO Rising
UVLO Falling
2.5
2
NIS6452
5.8
5.6
5.4
5.2
5
1.5
1
4.8
4.6
4.4
4.2
4
3.8
3.6
3.4
3.2
3
NIS6432
0.5
0
UVLO Hysteresis
−40
−20
0
20
40
60
80
100
−40
−20
0
20
40
60
80
JUNCTION TEMPERATURE (°C)
JUNCTION TEMPERATURE (°C)
Figure 6. UVLO vs Junction Temperature
Figure 7. Vclamp vs Junction Temperature
45
45
40
35
30
40
35
30
25
20
15
10
25
20
15
10
5
0
5
0
3
3.1
3.2
3.3
(V)
3.4
3.5
3.6
3
3.5
4
4.5
(V)
5
5.5
V
V
CC
CC
Figure 8. RDS(on) vs VCC for NIS6432
Figure 9. RDS(on) vs VCC for NIS6452
www.onsemi.com
7
NIS6432, NIS6452
TYPICAL CHARACTERISTICS
60
50
40
30
20
10
0
−40 −20
0
20
40
60
80
100
JUNCTION TEMPERATURE (°C)
Figure 10. RDS(on) vs Junction Temperature
Figure 11. Slew Rate Control for NIS6432
4
3.5
3
I
= 2 A
LOAD
2.5
2
1.5
1
0.5
0
3
3.1
3.2
3.3
(V)
3.4
3.5
3.6
V
CC
Figure 12. Slew Rate Control for NIS6452
Figure 13. VISENSE vs VCC for NIS6432
4
4.5
4
R
= 1 kW
I
= 2 A
ISENSE
LOAD
3.5
3.5
3
3
2.5
2
2.5
2
1.5
1
1.5
1
0.5
0
0.5
0
3
3.5
4
4.5
(V)
5
5.5
6
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
V
LOAD CURRENT (A)
CC
Figure 14. VISENSE vs VCC for NIS6452
Figure 15. VISENSE vs Load Current
www.onsemi.com
8
NIS6432, NIS6452
TYPICAL CHARACTERISTICS
4
3.5
3
11
10
9
I
= 2 A DC Steady State
LOAD
I
OL
@ R
= 5 kW
LIM
8
7
2.5
2
I
@ R
= 15 kW
OL
LIM
6
I
OL
@ R
= 25 kW
LIM
5
I
@ R
= 5 kW
SC
LIM
1.5
1
4
3
2
0.5
0
1
0
I
@ R
= 25 kW
SC
LIM
I
@ R
= 15 kW
SC
LIM
−40
−20
0
20
40
60
80
100
−60 −40
−20
0
20
40
60
80
100
AMBIENT TEMPERATURE (°C)
AMBIENT TEMPERATURE (°C)
Figure 16. VISENSE vs Ambient Temperature
Figure 17. ILIM vs RLIM over Ambient
Temperature
11
10
I
OL
9
8
7
6
5
4
3
I
SC
2
1
0
0
5
10
15
(kW)
20
25
30
R
LIM
Figure 18. Overload and Short Circuit Current
Limit vs RLIM
www.onsemi.com
9
NIS6432, NIS6452
APPLICATIONS INFORMATION
Basic Operation
an external switch and then allowed to go high or after the
input power has been recycled.
This device is a self−protected, resettable, electronic fuse.
It contains circuits to monitor the input voltage, output
voltage, output current and die temperature.
Thermal Protection
The NIS64x2 includes an internal temperature sensing
circuit that senses the temperature on the die of the power
FET. If the temperature reaches 175°C, the device will shut
down, and remove power from the load. Output power can
be restored by either recycling the input power or toggling
the enable pin.
The thermal limit has been set high intentionally, to
increase the trip time during high power transient events. It
is not recommended to operate this device above 150°C for
extended periods of time.
On application of the input voltage, the device will apply
the input voltage to the load based on the restrictions of the
controlling circuits. The output voltage, which is controlled
by an internal dv/dt circuit, will slew from 0 V to the rated
output voltage in 1.0 ms.
The device will remain on as long as the temperature does
not exceed the 175°C limit that is programmed into the chip.
The internal current limit circuit does not shut down the
part but will reduce the conductivity of the FET to maintain
a constant current at the internally set current limit level. The
input overvoltage clamp also does not shutdown the part, but
will limit the output voltage in the event that the input
exceeds the Vclamp level.
SAS Disable
The SAS Disable feature provides a digital interface to
control the output of the eFuse. When the SAS pin is
IN
An internal charge pump provides bias for the gate voltage
of the internal n−channel power FET and also for the current
limit circuit. The remainder of the control circuitry operates
pulled high by any external digital control circuitry the
eFuse switches to its off state. When the SAS pin is pulled
IN
low the eFuse output is turned on. All fault conditions will
be cleared when the eFuse is reset through the SAS pin.
between the input voltage (V ) and ground.
CC
Overvoltage Clamp
The overvoltage clamp consists of an amplifier and
reference. It monitors the output voltage and if the input
Reverse Current Protection
The NIS64x2 monitors and protects against reverse
current events, which can be the result of a malfunction in
the power supply or noise induced in the input voltage rail
under certain load characteristics (for example, when the
load is largely capacitive).
The protection mechanism disables the eFuse’s output
and triggers when the reverse current exceeds the preset
magnitude and this condition remains for at least 7.5 ms.
The NIS64x2 automatically re−enables its output once the
input voltage exceeds the output voltage for at least 100 ms.
voltage exceeds V
, the gate drive of the main FET
out−clamp
is reduced to limit the output. This is intended to allow
operation through transients while protecting the load. If an
overvoltage condition exists for many seconds, the device
may overheat due to the voltage drop across the FET
combined with the load current. In this event, the thermal
protection circuit would shut down the device.
Enable/Fault
The Enable/Fault Pin is a multi−function, bidirectional
pin that can control the output of the chip as well as send
information to other devices regarding the state of the chip.
When this pin is low, the output of the fuse will be turned off.
When this pin is high the output of the fuse will be
turned−on. If a thermal fault occurs, this pin will be pulled
low to an intermediate level by an internal circuit. To use as
a simple enable pin, an open drain or open collector device
should be connected to this pin. Due to its tri−state operation,
it should not be connected to any type of logic with an
internal pull−up device.
Current Limit
The current limit circuit uses a SENSEFET along with a
reference and amplifier to control the peak current in the
device. The SENSEFET allows for a small fraction of the
load current to be measured, which has the advantage of
reducing the losses in the sense resistor. The current limit
circuit has two limiting values, one for short circuit hold
current − I , another is overload current limit I . Refer to
SC
OL
Figure 4. for dependence of I and I vs current limit
OL
SC
resistor R
.
LIM
If the chip shuts down due to the die temperature reaching
its thermal limit, this pin will be pulled down to an
intermediate level. This signal can be monitored by an
external circuit to communicate that a thermal shutdown has
occurred. If this pin is tied to another device in this family,
a thermal shutdown of one device will cause both devices to
disable their outputs. Both devices will turn on once the fault
is removed for the auto−retry devices.
Load Current Monitoring
The current monitor I
pin provides a small current
SENSE
proportional to the main device current which is flowing
through the device. This pin should have a decoupling
capacitor to filter out internal sampling noise. A resistor
connected between the I
pin and GND converts the
SENSE
I
current into a GND referenced voltage. This pin can
SENSE
be floated if the feature is not required by application.
Connect this pin to ground through 1 kOhm 1% resistor and
Since this is a latching thermal device, the outputs will be
enabled after the enable pin has been pulled to ground with
www.onsemi.com
10
NIS6432, NIS6452
a 1 mF capacitor to ground to read the voltage corresponding
to a load current.
is approximately 1.0 ms. This pin includes an internal
current source of approximately 1 mA. Since the current
level is very low, it is important to use a ceramic cap or other
low leakage capacitor. Aluminum electrolytic capacitors are
not recommended for this circuit. Refer to Figure 5. for the
typical ramp time vs Cdvdt capacitor. Anytime that the unit
shuts down due to a fault, enable shut−down, or recycling of
input power, the timing capacitor will be discharged and the
output voltage will ramp from 0 at turn on.
Slew Rate Control
The dV/dt circuit brings the output voltage up under a
linear, controlled rate regardless of the load impedance
characteristics. An internal ramp generator creates a linear
ramp, and a control circuit forces the output voltage to
follow that ramp, scaled by a factor. The default ramp time
ORDERING INFORMATION
†
Device
Input Voltage
3.3 V
Marking
63L
Auto−Retry/Latch
Latch
Package
Shipping
NIS6432MT1TWG
NIS6432MT2TWG
NIS6452MT1TWG
NIS6452MT2TWG
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3.3 V
63A
Auto−Retry
Latch
WQFN 2x3
(Pb−Free)
5.0 V
65L
5.0 V
65A
Auto−Retry
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
www.onsemi.com
11
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
WQFN12 3.0x2.0, 0.5P
CASE 510BM
ISSUE C
DATE 09 DEC 2019
SCALE 4:1
GENERIC
MARKING DIAGRAM*
XXXXX
ALYWG
G
XXXX = Specific Device Code
A
L
= Assembly Location
= Wafer Lot
Y
W
G
= Year
= Work Week
= Pb−Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to
device data sheet for actual part marking.
Pb−Free indicator, “G” or microdot “G”, may
or may not be present. Some products may
not follow the Generic Marking.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DOCUMENT NUMBER:
DESCRIPTION:
98AON93408F
WQFN12 3.0X2.0, 0.5P
PAGE 1 OF 1
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
© Semiconductor Components Industries, LLC, 2019
www.onsemi.com
onsemi,
, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates
and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.
A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any
products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use
of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information
provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may
vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license
under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems
or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should
Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
ADDITIONAL INFORMATION
TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com
ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales
相关型号:
©2020 ICPDF网 联系我们和版权申明