74ALVC74BQ [NXP]
Dual D-type flip-flop with set and reset; positive-edge trigger; 双D- FL型IP- FL运算与置位和复位;正边沿触发型号: | 74ALVC74BQ |
厂家: | NXP |
描述: | Dual D-type flip-flop with set and reset; positive-edge trigger |
文件: | 总20页 (文件大小:104K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
相关型号:
74ALVC74BQ,115
74ALVC74 - Dual D-type flip-flop with set and reset; positive-edge trigger QFN 14-PinWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
2
NXP
74ALVC74D
Dual D-type flip-flop with set and reset; positive-edge triggerWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
27
NXP
74ALVC74D
Dual D-type flip-flop with set and reset; positive-edge triggerProductionWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
0
NEXPERIA
74ALVC74DC
SOIC-14, TubeWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
1
IDT
74ALVC74PW
Dual D-type flip-flop with set and reset; positive-edge triggerWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
37
NXP
74ALVC74PW
Dual D-type flip-flop with set and reset; positive-edge triggerProductionWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
0
NEXPERIA
74ALVC86
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and OutputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
39
FAIRCHILD
74ALVC86M
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and OutputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
23
FAIRCHILD
74ALVC86MTC
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and OutputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
13
FAIRCHILD
74ALVC86MTCX
Quad 2-input Exclusive OR (XOR) GateWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
23
FAIRCHILD
74ALVC86MTCX_NL
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and OutputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
13
FAIRCHILD
74ALVC86MX
Quad 2-input Exclusive OR (XOR) GateWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
20
FAIRCHILD
74ALVC86_05
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Tolerant Inputs and OutputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
17
FAIRCHILD
74ALVCF162834DLG4
3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTSWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
25
TI
74ALVCF162834GRE4
3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTSWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
7
TI
74ALVCF162834GRG4
3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTSWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
10
TI
74ALVCF162835
Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26з Series Resistors in OutputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
31
FAIRCHILD
74ALVCF162835DLG4
ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, SSOP-56Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
2
TI
74ALVCF162835GRE4
3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTSWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
56
TI
74ALVCF162835GRG4
ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 162
-
0
TI
©2020 ICPDF网 联系我们和版权申明