PE926C32 [PSEMI]

Quad RS-422 Differential Line Driver Radiation Hardened; 四路RS - 422差分线路驱动器抗辐射


型号：	PE926C32
厂家：	Peregrine Semiconductor
描述：	Quad RS-422 Differential Line Driver Radiation Hardened 四路RS - 422差分线路驱动器抗辐射驱动器
文件：	总6页 (文件大小：137K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

Product Specification

PE926C32

Quad RS-422 Differential Line

Driver Radiation Hardened

Product Description

The PE926C32 is a high performance monolithic CMOS

RS-422 line receiver. Its operating supply range is 3.0 to

3.6V, with an input signal common mode range of +/-10V.

The PE926C32 offers higher speed and lower power than

other RS-422 receiver types. It is packaged in a flat pack

and is ideal for space applications.

The PE926C32 is manufactured in Peregrine’s patented

Ultra Thin Silicon (UTSi®) CMOS process, offering the

performance of GaAs with the economy and integration of

conventional CMOS.

Features

• High-speed operation: < 15 nS typical

• Low power: < 9 mA typical

• 3.3 V operation

• Standard packaging: 16-lead flat pack

• SEL Immune UTSi CMOS-on-sapphire

• SEU <10-10 errors / bit-day

• 300 Krad Total Dose

Figure 1. Package Drawing

Document No. 70-0158-01 │ www.psemi.com

Page 1 of 6

PE926C32

Product Specification

Figure 2. Pin Configuration (Top View)

Table 2. Recommended Operating Conditions

Symbol

Parameter/Conditions Min Max Units

V+

Supply voltage

3.0

-55

3.6

A-

A+

E+

B+

B-

V+

D-

T_OP

Operating temperature

range

125

°C

VIN (Line)

Maximum input voltage

A+/-, B+/-, C+/-, D+/-

-7

14 D+

13 DQ

VIN (Dig)

VOUT

Maximum input voltage

Maximum output voltage

Maximum output current

Vdd

PE926C32

IOUT

-10

E-

Electrostatic Discharge (ESD) Precautions

11 CQ

10 C+

When handling this UTSi device, observe the

same precautions that you would use with other

ESD-sensitive devices. Although this device

contains circuitry to protect it from damage due to

ESD, precautions should be taken to avoid

exceeding the rating specified in Table 2.

V-

C-

Table 1. Pin Descriptions

Latch-Up Avoidance

No.

Name

Unlike conventional CMOS devices, UltraCMOS™

devices are immune to latch-up.

Description

Channel A Inverting Input

A-

A+

E+

B+

B-

Device Functional Considerations

Channel A Noninverting Input

Channel A Output

The PE926C32 operates at high switching

speeds. In order to obtain maximum

Enable, active high

performance, it is crucial that pin 16 be supplied

with a bypass capacitor to ground (pin 8).

Channel B Output

Channel B Noninverting Input

Channel B Inverting Input

Ground Pin

Table 3. Truth Table

V-

E+

E-

Vin (Diff)

C-

Channel C Inverting Input

Channel C Noninverting Input

Channel C Ouput

C+

E-

<-200 mV

Enable, active low

>+200 mV

Open

D+

D-

Channel D Output

Channel D Noninverting Input

Channel D Inverting Input

Supply Pin

V+

Document No. 70-0158-01 │ UltraCMOS™ RFIC Solutions

Page 2 of 6

PE926C32

Product Specification

Table 4. Electrical Specifications

-55° C < Tcase < 125° C, 3.0 V < V+ < 3.6 V, PreRad, unless otherwise specified

Parameter

Minimum

Typical

Maximum

Units

3.0

3.3

3.6

Supply Voltage

Supply Current (Line inputs open, enabled)

(V+)=3.6V

Input Threshold (Line, differential)

-200

200

VCM=+7

VCM=0

VCM=-7

Input Threshold Hysteresis (Line, Differential)

100

VCM=0

Input Resistance (Line pins)

15 K

25 K

Ohms

VCM=+7

VCM=0

VCM=-7

Input Current (Line pins)

VCM=+7

VCM=-7

1000

-1200

(V+)*0.3

(V+)/2

(V+)*0.7

Input Threshold (Enable)

Input Current (Enable)

-1

200

2500

Input “Failsafe” Open Circuit Differential voltage

Output Drive Current @ 0.5 V from rail (high or low)

Output Short Circuit Current (to V-)

Output Tristate Current, 0 < Vout < V+

VOH @ 10 mA

-5

(V+) – 0.5 V

(V+) – 0.4

(V+)

0.5 V

0.4

VOL @ 10 mA

MHz

TPHL (See Fig 2)

TPLH (See Fig 2)

TPZL, TPZH (See Fig 3)

TPHZ, TPLZ (See Fig 3)

FMAX

Notes:

1. “Line” pins refer to A-, A+, B-, B+, C-, C+, D-, D+, differential outputs

2. “Digital Input” or “Enable” pins refer to E+, E-

3. “Digital Input” pins refer to AQ, BQ, CQ, DQ

4. Output Short Circuit not intended to imply continuous operation

5. FMAX is guaranteed by design. Test performed at 1 MHz.

Document No. 70-0158-01 │ www.psemi.com

Page 3 of 6

PE926C32

Product Specification

Table 5. Post-Irradiation DC Electrical Specifications

Tcase = 25° C, 3.0 V < V+ < 3.6 V, 300 KRad, unless otherwise specified

Parameter

Minimum

Typical

Maximum

Units

3.0

3.3

3.6

Supply Voltage

Supply Current (Line inputs open, enabled)

(V+)=3.3 V

Input Threshold (Line, differential)

-200

200

VCM=+7

VCM=0

VCM=-7

Input Threshold Hysteresis (Line, Differential)

100

VCM=0

Input Resistance (Line pins)

15K

25K

Ohms

VCM=+7

VCM=0

VCM=-7

Input Current (Line pins)

VCM=+7

VCM=-7

1000

-1200

(V+)*0.3

(V+)/2

(V+)*0.7

Input Threshold (Enable)

Input Current (Enable)

-1

200

2500

Input “Failsafe” Open Circuit Differential voltage

Output Drive Current @ 0.5 V from rail (high or low)

Output Short Circuit Current (to V-)

Output Tristate Current, 0 < Vout < V+

VOH @ 10 mA

-10

(V+) – 0.5 V

(V+) – 0.4

(V+)

0.5 V

0.4

VOL @ 10 mA

MHz

TPHL (See Fig 2)

TPLH (See Fig 2)

TPZL, TPZH (See Fig 3)

TPHZ, TPLZ (See Fig 3)

FMAX

Notes:

1. “Line” pins refer to A-, A+, B-, B+, C-, C+, D-, D+, differential outputs

2. “Digital Input” or “Enable” pins refer to E+, E-

3. “Digital Input” pins refer to AQ, BQ, CQ, DQ

4. Output Short Circuit not intended to imply continuous operation

5. FMAX is guaranteed by design. Test performed at 1 MHz.

Document No. 70-0158-01 │ UltraCMOS™ RFIC Solutions

Page 4 of 6

PE926C32

Product Specification

Figure 3. TPLH, TPHL Test Circuit Block Diagram

TPLH, TPHL measured from input 50% to output

50% thresholds. TRISE, TFALL measured from

output 20% to output 80% thresholds.

4,16

8,12

I-

2,6,10,14

3,5,11,13

I+

1.0 – 2.0

15pF

1,7,9,15

VI-

1.0 – 2.0

TPLH

Figure 2: TPLH, TPHL

TRISE

TFALL

Figure 4. TPLZ, TPZL, TPHZ, TPZH Test Circuit Block Diagram

TPZH, TPZL measured from input 50% to output

50% thresholds. TPHZ, TPLZ measured from

input 50% to output 10% thresholds.

E-

Vcc

3.3V

2KΩ

2,6,10,14

E+

3,5,11,13

15pF

1,7,9,15

E+/E-

0-(V+)

L: 0.0

VI-

TPZH

TPZL

TPHZ

TPLZ

H: 1.5

L: 1.5

H: 0.0

Figure 3: TPHZ, TPZH, TPLZ, TPZL

Table 6. Ordering Information

Order Code

926C32-01

926C32-21

926C32-00

Part Marking

PE926C32-01

PE926C32-21

PE926C32-EK

Description

Package

Shipping Method

1/Box

Engineering Sample

16-lead FLAT PACK

Evaluation Board

Flight Product, FP

Evaluation Kit

25/Tray

1/Box

Document No. 70-0158-01 │ www.psemi.com

Page 5 of 6

PE926C32

Product Specification

Sales Offices

United States

Japan

Peregrine Semiconductor Corp.

9450 Carroll Park Drive

San Diego, CA 92121

Peregrine Semiconductor K.K.

5A-5, 5F Imperial Tower

1-1-1 Uchisaiwaicho, Chiyoda-ku

Tokyo 100-0011 Japan

Tel 1-858-731-9400

Fax 1-858-731-9499

Tel: 011-81-3-3502-5211

Fax: 011-81-3-3502-5213

Europe

China

Peregrine Semiconductor Europe

Bâtiment Maine

Peregrine Semiconductor

28G, Times Square,

No. 500 Zhangyang Road,

Shanghai, 200122, P.R. China

Tel: 011-86-21-5836-8276

Fax: 011-86-21-5836-7652

13-15 rue des Quatre Vents

F- 92380 Garches, France

Tel: 011- 33-1-47-41-91-73

Fax : 011-33-1-47-41-91-73

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The information in this data sheet is believed to be reliable.

However, Peregrine assumes no liability for the use of this

information. Use shall be entirely at the user’s own risk.

The product is in a formative or design stage. The data

sheet contains design target specifications for product

development. Specifications and features may change in

any manner without notice.

No patent rights or licenses to any circuits described in this

data sheet are implied or granted to any third party.

Preliminary Specification

Peregrine’s products are not designed or intended for use in

devices or systems intended for surgical implant, or in other

applications intended to support or sustain life, or in any

application in which the failure of the Peregrine product could

create a situation in which personal injury or death might occur.

Peregrine assumes no liability for damages, including

consequential or incidental damages, arising out of the use of

its products in such applications.

The data sheet contains preliminary data. Additional data

may be added at a later date. Peregrine reserves the right

to change specifications at any time without notice in order

to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine

decides to change the specifications, Peregrine will notify

customers of the intended changes by issuing a DCN

(Document Change Notice).

The Peregrine name, logo, and UTSi are registered trademarks

and UltraCMOS is a trademark of Peregrine Semiconductor

Corp.

Document No. 70-0158-01 │ UltraCMOS™ RFIC Solutions

Page 6 of 6

相关型号：