QPL9096TR7 [QORVO]
Ultra Low-Noise, Bypass LNA;
| 型号： | QPL9096TR7 |
| 厂家： | 
Qorvo |
| 描述： | Ultra Low-Noise, Bypass LNA |
| 文件： | 总10页 (文件大小：956K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
QPL9096
Ultra Low-Noise, Bypass LNA
®
General Description
The QPL9096 is a high-linearity, ultra-low noise gain block
amplifier with a bypass mode functionality integrated in the
product. At 2.5ꢀGHz, the amplifier typically provides 25 dB
gain, +33.5 dBm OIP3, and 0.75 dB noise figure while
drawing 60 mA current from a +4.2ꢀV supply.
8 Pin 2X2 mm DFN Package
The QPL9096 is internally matched using a high
performance E-pHEMT process and only requires four
external components for operation from a single positive
supply: an external RF choke and blocking/bypass
capacitors. This low noise amplifier contains an internal
active bias to maintain high performance over temperature.
Product Features
1.7 – 2.7 GHz Operational bandwidth
LNA with integrated bypass mode
Ability to turn LNA and bypass mode OFF
Ultra low noise, 0.75 dB at 2.5ꢀGHz
25 dB Gain at 2.5ꢀGHz
+33.5 dBm Output IP3 in LNA Mode
+40 dBm Input IP3 in Bypass Mode
Internally matched
The QPL9096 is optimized for the 1.7ꢀ–ꢀ2.7 GHz frequency
band and is targeted for wireless infrastructure. The
QPL9096 is packaged in a 2ꢀxꢀ2ꢀmm DFN.
Positive supply only, +3.3 to +5ꢀV
2x2 mm 8-pin DFN plastic package
Functional Block Diagram
Applications
Base-station Receivers
Repeaters / DAS
Pin 1 Reference Mark
Tower Mounted Amplifiers
Mobile Infrastructure
General Purpose Wireless
TDD or FDD systems
1
2
3
4
8
7
6
5
GND
RF In
N/C
VDD
RF Out
GND
VSD
VBYP
Backside Paddle - RF/DC GND
Top View
Ordering Information
Part No.
QPL9096SR
Description
100 pcs on 7” reel
QPL9096TR7
2500 pcs on 7” reel
QPL9096EVB01(1)
Evaluation Board
1. Refer board details and performance on pgs. 3 & 4.
1 of 10
Data Sheet July 5, 2017 | Subject to change without notice
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
Absolute Maximum Ratings
Recommended Operating Conditions
Parameter
Rating
−65 to 150°C
+7 V
Parameter
Supply Voltage (VDD)
Min Typ Max Units
Storage Temperature
Supply Voltage (VDD)
RF Input Power, CW, 50Ω, T=25°C
3.0
4.2
5.25
+105
+142
V
TCASE
−40
°C
°C
+30 dBm
Tj at TCASE = 125°C
Operation of this device outside the parameter ranges given
above may cause permanent damage.
Electrical specifications are measured at specified test
conditions. Specifications are not guaranteed over all
recommended operating conditions.
Electrical Specifications
Test conditions unless otherwise noted: VDD = +4.2 V, Temp.=+25°C.
Parameter
Conditions
Min
1700
Typ
Max
2700
Units
MHz
MHz
dB
Operational Frequency Range
Test Frequency
Gain
2500
25
LNA ON, Bypass OFF
LNA ON, Bypass OFF
LNA ON, Bypass OFF
LNA ON, Bypass OFF
LNA ON, Bypass OFF
23.5
26.5
1.1
Input Return Loss
Output Return Loss
Noise Figure (2)
Output P1dB
20
dB
6
dB
0.75
+17
dB
+15.5(1)
+30
dBm
LNA ON, Bypass OFF,
Pout=+0 dBm/tone, Δf=5 MHz
Output IP3
+33.5
dBm
Insertion Loss
Return Loss
Isolation (1)
LNA OFF, Bypass ON
LNA OFF, Bypass ON
LNA OFF, Bypass OFF
1.4
12
18
3
dB
dB
dB
15
LNA OFF, Bypass ON
Pin=+3 dBm/tone, Δf=5 MHz
Output IP3
+33
+40
dBm
VIH
1.17
0
VDD
0.63
75
V
V
Control Voltage, V1, V2
VIL
Bypass OFF
40
55
3.5
200
330
26
mA
mA
ns
Current, ID
Bypass ON
LNA-Bypass (50% Vctrl to 10% RF)
Bypass-LNA(50% Vctrl to 90% RF)
LNA-OFF(50% Vctrl to 10% RF)
OFF-LNA(50% Vctrl to 90% RF)
Channel to case
ns
Switching Speed
ns
65
ns
Thermal Resistance, θjc
44
°C/W
1. Minimum specification listed is guaranteed by design. Not tested in production.
2. Input trace loss de-embedded from noise figure data.
Control Truth Table
VBYP
VSD
State
0
0
1
0
1
x
LNA ON, Bypass OFF
LNA OFF, Bypass OFF
LNA OFF, Bypass ON
Data Sheet July 5, 2017 | Subject to change without notice
2 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
QPL9096 Evaluation Board
C9
J3 VDD
R1
R1
0
1000 pF
C10
C9
C10
J6 GND
1 uF
L1
C1
C4
U1
18 nH
(0603)
C
2
1
1
1
C
4
R
U1
1
2
3
4
8
7
6
5
C1
C4
J1
J2
RF
Input
RF
Output
22 pF
22 pF
C11
20K
C12
20K
R3
0
R4
0
C5
C8
J5 V1
J4 V2
Notes:
1. A through line is included on the evaluation board to de-embed the board losses.
Bill of Material – QPL9096 Evaluation Board
Reference Des.
Value
Description
Manuf. Part Number
N/A
N/A
Printed Circuit Board
Qorvo
U1
n/a
Ultra Low Noise, Bypass LNA
CAP, 0402, +/-0.1pF, 25V
Qorvo
Various
Murata
Murata
Various
various
QPL9096
C1, C4, C5, C8
C9
22 pF
1000 pF CAP, 0402, 10%, 50V, X7R
GRM155R71H102KA01D
GRM155R60J105KE19D
C10
1.0 uF
20K
Cap., 0402, 10%, 6.3V, X5R
RES, chip, 0402, 5%
C11, C12
R1, 3, 4
L1
0 Ω
Resistor, Chip, 0402, 5%, 1/16W
Inductor, 0402, 5%, coil
18 nH
Coilcraft 0402CS-18NXJL
Data Sheet July 5, 2017 | Subject to change without notice
3 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
Performance Plots
Test conditions unless otherwise noted: VDD = +4.2 V
Output Return Loss vs. Frequency (LNA Mode)
Input Return Loss vs. Frequency (LNA Mode)
Gain vs. Frequency (LNA Mode)
30
25
20
15
10
0
-5
0
+95ꢀ°C
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
+25ꢀ°C
−40ꢀ°C
-5
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
-10
-15
-20
-25
-10
-15
-20
-25
1500
2000
2500
3000
3500
1500
2000
2500
3000
3500
1500
2000
2500
3000
3500
Frequency (MHz)
Frequency (MHz)
Frequency (MHz)
Output Return Loss vs. Frequency (Bypass Mode)
Input Return Loss vs. Frequency (Bypass Mode)
Insertion Loss vs. Frequency (Bypass Mode)
0.0
-0.5
-1.0
-1.5
-2.0
-2.5
-3.0
0
-5
0
-5
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
-10
-15
-20
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
-10
-15
1500
2000
2500
3000
3500
3500
7
1500
2000
2500
3000
3500
1500
2000
2500
3000
3500
Frequency (MHz)
Frequency (MHz)
Frequency (MHz)
Output Return Loss vs. Frequency (OFF Mode)
Input Return Loss vs. Frequency (OFF Mode)
Isolation vs. Frequency (OFF Mode)
-10
-15
-20
-25
-30
0
-1
-2
-3
-4
-5
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
-1
-3
-5
+95ꢀ°C
+25ꢀ°C
−40ꢀ°C
−40ꢀ°C
+25ꢀ°C
+95ꢀ°C
1500
2000
2500
3000
1500
2000
2500
3000
3500
1500
2000
2500
3000
3500
Frequency (MHz)
Frequency (MHz)
Frequency (MHz)
OIP3 vs Pout/tone (LNA Mode)
OIP3 vs Pout/tone (Bypass Mode)
Noise Figure vs Frequency
45
40
35
30
25
45
40
35
30
25
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
+85ꢀ°C
+25ꢀ°C
−40ꢀ°C
1700MHz_-40C
1700MHz_25C
1700MHz_95C
2500MHz_-40C
2500MHz_25C
2500MHz_95C
2700MHz_-40C
2700MHz_25C
2700MHz_95C
1700MHz_-40C
1700MHz_25C
1700MHz_95C
2500MHz_-40C
2500MHz_25C
2500MHz_95C
2700MHz_-40C
2700MHz_25C
2700MHz_95C
0.5
0.8
1.1
1.4
1.7
2.0
2.3
2.6
2.9
3.2
3.5
-3
-2
-1
0
1
2
3
4
5
6
-3
-2
-1
0
1
2
3
4
5
6
7
Frequency (GHz)
Pout/tone (dBm)
Pout/tone (dBm)
Data Sheet July 5, 2017 | Subject to change without notice
4 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
QPL9096 1700-1900 MHz Tune
C9
J3 VDD
R1
R1
0
1000 pF
C10
C9
C10
J6 GND
1 uF
L1
18 nH
(0603)
C1
L2
C
C14
C4
U1
2
1
1
1
C
4
R
U1
1
2
3
4
8
7
6
5
C1
C14
C4
L2
J1
J2
3.3nH
C13
RF
Input
RF
Output
L3
3.9nH
2 pF
22 pF
22 pF
0.8 pF
C11
20K
C12
20K
R3
0
R4
0
C5
C8
J5 V1
J4 V2
Notes:
1. A through line is included on the evaluation board to de-embed the board losses.
Performance Plots-1700-1900 MHz Tune
Test conditions unless otherwise noted: VDD = +4.2 V, Temp.=ꢁ+25ꢁ°C
Gain vs. Frequency
Return Loss vs. Frequency
Noise Figure vs Frequency
25
20
15
10
5
0
-5
1.0
0.9
0.8
0.7
0.6
0.5
Input Return Loss-Bypass Mode
Input Return Loss-LNA Mode
Output Return Loss-Bypass Mode
Output Return Loss-LNA Mode
-10
-15
-20
-25
-30
Bypass Mode
LNA Mode
0
-5
1500
1600
1700
1800
1900
2000
1600
1700
1800
1900
2000
1500
1600
1700
1800
1900
2000
Frequency (MHz)
Frequency (MHz)
Frequency (MHz)
OIP3 vs Pout/tone
OIP3 vs Pout/tone
45
40
35
30
25
45
40
35
30
25
LNA Mode
Bypass Mode
1700 MHz
1700 MHz
1800 MHz
1900 MHz
1800 MHz
1900 MHz
-3
-2
-1
0
1
2
3
4
-3
-2
-1
0
1
2
3
4
Pout/tone (dBm)
Pout/tone (dBm)
Data Sheet July 5, 2017 | Subject to change without notice
5 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
QPL9096 1900-2100 MHz Tune
C9
J3 VDD
R1
R1
0
1000 pF
C10
C9
C10
J6 GND
1 uF
L1
18 nH
(0603)
C1
L2
C
C14
C4
U1
2
1
1
1
C
4
R
U1
1
2
3
4
8
7
6
5
C1
C14
C4
L2
J1
J2
3.3nH
C13
RF
Input
RF
Output
L3
3.3nH
2 pF
22 pF
22 pF
0.8 pF
C11
20K
C12
20K
R3
0
R4
0
C5
C8
J5 V1
J4 V2
Notes:
1. A through line is included on the evaluation board to de-embed the board losses.
Performance Plots-1900-2100 MHz Tune
Test conditions unless otherwise noted: VDD = +4.2 V, Temp.=ꢁ+25ꢁ°C
Gain vs. Frequency
Return Loss vs. Frequency
Noise Figure vs Frequency
25
20
15
10
5
0
-5
1.0
0.9
0.8
0.7
0.6
0.5
-10
-15
-20
-25
-30
Bypass Mode
LNA Mode
Input Return Loss-Bypass Mode
0
Input Return Loss-Bypass Mode
Output Return Loss-Bypass Mode
Output Return Loss-LNA Mode
-5
1800
1900
2000
2100
2200
1800
1900
2000
2100
2200
1800
1900
2000
2100
2200
Frequency (MHz)
Frequency (MHz)
Frequency (MHz)
OIP3 vs Pout/tone
OIP3 vs Pout/tone
45
40
35
30
25
45
40
35
30
25
LNA Mode
Bypass Mode
1700 MHz
1800 MHz
1900 MHz
1700 MHz
1800 MHz
1900 MHz
-3
-2
-1
0
1
2
3
4
-3
-2
-1
0
1
2
3
4
Pout/tone (dBm)
Pout/tone (dBm)
Data Sheet July 5, 2017 | Subject to change without notice
6 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
QPL9096 2500-2700 MHz Tune
C9
J3 VDD
R1
R1
0
1000 pF
C10
C9
C10
J6 GND
1 uF
L1
C15
C4
C1
C14
U1
18 nH
(0603)
C
2
1
1
1
C
4
R
U1
1
2
3
4
8
C1
C14
C15
J2
J1
7
RF
Input
RF
L3
6.8 pF
22 pF
6
2.7 pF
Output
1.5 nH
5
C11
20K
C12
20K
R3
0
R4
0
C5
C8
J5 V1
J4 V2
Notes:
1. A through line is included on the evaluation board to de-embed the board losses.
Performance Plots 2500-2700 MHz Tune
Test conditions unless otherwise noted: VDD = +4.2 V, Temp.=ꢁ+25ꢁ°C
Gain vs. Frequency
Return Loss vs. Frequency
Noise Figure vs Frequency
30
25
20
15
10
5
0
-5
1.2
1.1
1.0
0.9
0.8
0.7
0.6
0.5
Input Return Loss-Bypass Mode
Input Return Loss-LNA Mode
Output Return Loss-Bypass Mode
Output Return Loss-LNA Mode
-10
-15
-20
-25
Bypass Mode
LNA Mode
0
-5
2400
2500
2600
2700
2800
2400
2500
2600
2700
2800
2400
2500
2600
2700
2800
Frequency (MHz)
Frequency (MHz)
Frequency (MHz)
OIP3 vs Pout/tome
OIP3 vs Pout/tome
38
36
34
32
30
28
46
44
42
40
38
36
34
32
30
LNA Mode
Bypass Mode
2500 MHz
2600 MHz
2700 MHz
2500 MHz
2600 MHz
2700 MHz
-3
-2
-1
0
1
2
3
4
-3
-2
-1
0
1
2
3
4
Pout/tone (dBm)
Pout/tone (dBm)
Data Sheet July 5, 2017 | Subject to change without notice
7 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
Pin Configuration and Description
Pin 1 Reference Mark
1
8
7
6
5
GND
VDD
2
RF In
RF Out
GND
VSD
3
N/C
VBYP
4
Backside Paddle - RF/DC GND
Pin No.
Label
Description
1, 6
GND
RF/DC Ground pin.
2
RFin
N/C
RF input pin. DC block required.
3
No internal connection. Provide grounded PCB land pads for mounting integrity.
Control pin for bypass mode. The LNA is automatically turned off when the bypass
mode is activated. Refer to truth table on pg 2.
4
VBYP
5
7
8
VSD
RFout
VDD
Control pin to disable the LNA. Refer to truth table on pg. 2.
RF output pin. DC block required.
Supply voltage pin. External choke and bypass capacitors needed.
Backside
Paddle
RF/DC Ground. Follow recommended via pattern and ensure good solder attach for
best thermal and electrical performance.
RF/DC GND
Evaluation Board PCB Information
Qorvo PCB 281865 Material and Stack-up
1 oz. Cu top layer
Rogers 4003C
0.008"
εr=3.5 typ.
1 oz. Cu inner layer
0.062" ± 0.006"
Finished Board
Thickness
FR4
FR4
1 oz. Cu inner layer
1 oz. Cu bottom layer
0.008"
50 ohm line dimensions: width = 0.0182”, spacing = 0.020”
Data Sheet July 5, 2017 | Subject to change without notice
8 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
Mechanical Information
Package Marking and Dimensions
9096
Trace Code
Notes:
1. All dimensions are in millimeters. Angles are in degrees.
2. Except where noted, this part outline conforms to JEDEC standard MO-220, Issue E (Variation VGGC) for thermally enhanced
plastic very thin fine pitch quad flat no lead package (QFN).
3. Dimension and tolerance formats conform to ASME Y14.4M-1994.
4. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012.
PCB Mounting Pattern
Notes:
1. All dimensions are in millimeters. Angles are in degrees.
2. Use 1 oz. copper minimum for top and bottom layer metal.
3. Vias are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. We recommend
a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25 mm (0.10”).
4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.
Data Sheet July 5, 2017 | Subject to change without notice
9 of 10
www.qorvo.com
QPL9096
®
Ultra Low-Noise, Bypass LNA
Handling Precautions
Parameter
Rating
Standard
ESDꢀ–ꢀHuman Body Model (HBM)
Class 1B
ESDAꢁ/ꢁJEDEC JS-001-2014
ESDA / JEDEC JS-002-2014
IPC/JEDEC J-STD-020
Caution!
ESD-Sensitive Device
ESDꢀ–ꢀCharged Device Model (CDM) Class C3
MSLꢀ–ꢀMoisture Sensitivity Level
Level 1
Solderability
Compatible with lead-free (260°C max. reflow temp.) soldering process.
Solder profiles available upon request.
Contact plating: NiPdAu
RoHS Compliance
This part is compliant with 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and
Electronic Equipment) as amended by Directive 2015/863/EU.
This product also has the following attributes:
Lead Free
Halogen Free (Chlorine, Bromine)
Antimony Free
TBBP-A (C15H12Br402) Free
Pb
PFOS Free
SVHC Free
Contact Information
For the latest specifications, additional product information, worldwide sales and distribution locations:
Web: www.qorvo.com
Tel: 1-844-890-8163
Email: customer.support@qorvo.com
For technical questions and application information: Email: appsupport@qorvo.com
Important Notice
The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained
herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained
herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for
Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any
patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by
such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED
HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER
EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE,
INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical,
life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal
injury or death.
Copyright 2016 © Qorvo, Inc. | Qorvo is a registered trademark of Qorvo, Inc.
Data Sheet July 5, 2017 | Subject to change without notice
10 of 10
www.qorvo.com
相关型号：
©2020 ICPDF网 联系我们和版权申明