MM74C04M [ROCHESTER]

CMOS SERIES, HEX 1-INPUT INVERT GATE, PDSO14, 0.150 INCH, MS-012, SOIC-14;


型号：	MM74C04M
厂家：	Rochester Electronics
描述：	CMOS SERIES, HEX 1-INPUT INVERT GATE, PDSO14, 0.150 INCH, MS-012, SOIC-14 栅输入元件光电二极管逻辑集成电路触发器
文件：	总7页 (文件大小：764K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

October 1987

Revised May 2002

MM74C00 • MM74C02 • MM74C04

Quad 2-Input NAND Gate •

Quad 2-Input NOR Gate •

Hex Inverter

General Description

Features

■ Wide supply voltage range: 3V to 15V

The MM74C00, MM74C02, and MM74C04 logic gates

employ complementary MOS (CMOS) to achieve wide

power supply operating range, low power consumption,

high noise immunity and symmetric controlled rise and fall

times. With features such as this the 74C logic family is

close to ideal for use in digital systems. Function and pin

out compatibility with series 74 devices minimizes design

time for those designers already familiar with the standard

74 logic family.

■ Guaranteed noise margin: 1V

■ High noise immunity: 0.45 V_CC(typ.)

■ Low power consumption: 10 nW/package (typ.)

■ Low power: TTL compatibility:

Fan out of 2 driving 74L

All inputs are protected from damage due to static dis-

charge by diode clamps to V_CCand GND.

Ordering Code:

Order Number Package Number

Package Description

MM74C00M

MM74C00N

MM74C02N

MM74C04M

MM74C04N

M14A

N14A

M14A

N14A

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Connection Diagrams

MM74C00

MM74C02

Top View

MM74C04

Top View

DS005877

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin

−0.3V to V_CC+ 0.3V

Operating Temperature Range

Storage Temperature Range

Operating V_CCRange

Maximum V_CCVoltage

Power Dissipation (P_D)

Dual-In-Line

−55°C to +125°C

−65°C to +150°C

3.0V to 15V

18V

Note 1: “Absolute Maximum Ratings” are those values beyond which the

safety of the device cannot be guaranteed. Except for “Operating Tempera-

ture Range” they are not meant to imply that the devices should be oper-

ated at these limits. The table of “Electrical Characteristics” provides

conditions for actual device operation.

700 mW

500 mW

Small Outline

Lead Temperature

(Soldering, 10 seconds)

300°C

DC Electrical Characteristics

Min/Max limits apply across the guaranteed temperature range unless otherwise noted

Symbol

Parameter

Conditions

Min

Typ

Max

Units

CMOS TO CMOS

V_IN(1)

Logical “1” Input Voltage

Logical “0” Input Voltage

Logical “1” Output Voltage

Logical “0” Output Voltage

_CC= 5.0V

_CC= 10V

_CC= 5.0V

_CC= 10V

3.5

8.0

V_IN(0)

1.5

2.0

V_OUT(1)

_CC= 5.0V, I_O= −10 µA

_CC= 10V, I_O= −10 µA

_CC= 5.0V, I_O= 10 µA

_CC= 10V, I_O= 10 µA

_CC= 15V, V_IN= 15V

_CC= 15V, V_IN= 0V

_CC= 15V

4.5

9.0

V_OUT(0)

0.5

1.0

I_IN(1)

I_IN(0)

I_CC

Logical “1” Input Current

Logical “0” Input Current

Supply Current

0.005

−0.005

0.01

µA

−1.0

LOW POWER TO CMOS

V_IN(1)

Logical “1” Input Voltage

74C, V_CC= 4.75V

_CC− 1.5

V_IN(0)

Logical “0” Input Voltage

Logical “1” Output Voltage

Logical “0” Output Voltage

74C, V_CC= 4.75V

0.8

0.4

V_OUT(1)

V_OUT(0)

74C, V_CC= 4.75V, I_O= −10 µA

74C, V_CC= 4.75V, I_O= 10 µA

4.4

CMOS TO LOW POWER

V_IN(1)

Logical “1” Input Voltage

74C, V_CC= 4.75V

4.0

2.4

V_IN(0)

Logical “0” Input Voltage

Logical “1” Output Voltage

Logical “0” Output Voltage

74C, V_CC= 4.75V

1.0

0.4

V_OUT(1)

V_OUT(0)

74C, V_CC= 4.75V, I_O= −360 µA

74C, V_CC= 4.75V, I_O= 360 µA

OUTPUT DRIVE (see Family Characteristics Data Sheet) TA = 25°C (short circuit current)

I_SOURCE

I_SINK

Output Source Current

Output Sink Current

_CC= 5.0V, V_IN(0)= 0V, V_OUT= 0V

_CC= 10V, V_IN(0)= 0V, V_OUT= 0V

_CC= 5.0V, V_IN(1)= 5.0V, V_OUT= V_CC

_CC= 10V, V_IN(1)= 10V, V_OUT= V_CC

−1.75

−8.0

1.75

8.0

I_SINK

AC Electrical Characteristics (Note 2)

_A= 25°C, C_L= 50 pF, unless otherwise specified

Symbol Parameter

MM74C00, MM74C02, MM74C04

Conditions

Min

Typ

Max

Units

t_pd0, t_pd1

Propagation Delay Time to

_CC= 5.0V

_CC= 10V

6.0

Logical “1” or “0”

C_IN

Input Capacitance

(Note 3)

Per Gate or Inverter (Note 4)

C_PD

Power Dissipation Capacitance

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_PDdetermines the no load AC power consumption of any CMOS device.

For complete explanation see Family Characteristics Application Note—AN-90.

www.fairchildsemi.com

Typical Performance Characteristics

Gate Transfer

Characteristics

Propagation Delay vs.

Ambient Temperature

MM74C00, MM74C02, MM74C04

Propagation Delay vs.

Ambient Temperature

MM74C00, MM74C02, MM74C04

Guaranteed Noise Margin

Over Temperature vs.

V_CC

Propagation Delay Time vs.

Load Capacitance

MM74C00, MM74C02, MM74C04

Power Dissipation vs.

Frequency

MM74C00, MM74C02, MM74C04

www.fairchildsemi.com

Switching Time Waveforms and AC Test Circuit

CMOS to CMOS

Delays measured with input t_r, t_f≤ 20 ns.

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package Number M14A

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD

SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instructions for use provided in the labeling, can be rea-

sonably expected to result in a significant injury to the

user.

2. A critical component in any component of a life support

device or system whose failure to perform can be rea-

sonably expected to cause the failure of the life support

device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

相关型号：