SI5330B-B00204-GMR [SILICON]
Low Skew Clock Driver, 5330 Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24;型号: | SI5330B-B00204-GMR |
厂家: | SILICON |
描述: | Low Skew Clock Driver, 5330 Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24 驱动 逻辑集成电路 |
文件: | 总20页 (文件大小:536K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
相关型号:
SI5330B-B00205-GM
Low Skew Clock Driver, 5330 Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330B-B00205-GMR
Low Skew Clock Driver, 5330 Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330C-A00207-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330C-A00207-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330C-A00208-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330C-A00209-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330C-A00209-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330F-A00214-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330F-A00214-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330F-A00215-GM
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATORWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330F-A00215-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330F-A00216-GM
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATORWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330F-A00216-GMR
暂无描述Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330G-A00217-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330G-A00217-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330G-A00218-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330G-A00218-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330G-A00219-GM
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATORWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330G-A00219-GMR
暂无描述Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
SI5330H-A00220-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 174
-
SILICON
©2020 ICPDF网 联系我们和版权申明