531WA970M000BG [SILICON]

Oscillator, 970MHz Min, 1134MHz Max, 970MHz Nom;


型号：	531WA970M000BG
厂家：	SILICON
描述：	Oscillator, 970MHz Min, 1134MHz Max, 970MHz Nom
文件：	总15页 (文件大小：265K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

Si530/531

CRYSTAL OSCILLATOR (XO)

(10 MHZ TO 1.4 GHZ)

Features

Si5602

ꢀ

Available with any-rate output

ꢀ

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

ꢀ

3rd generation DSPLL with superior

jitter performance

ꢀ

3x better frequency stability than

SAW-based oscillators

ꢀ

Pb-free/RoHS-compliant

Ordering Information:

Applications

See page 7.

ꢀ

SONET/SDH

Networking

SD/HD video

ꢀ

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

Description

(Top View)

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

V_DD

CLK–

CLK+

GND

Si530 (LVDS/LVPECL/CML)

V_DD

Functional Block Diagram

GND

CLK

V_DD

CLK– CLK+

Si530 (CMOS)

V_DD

Any-rate

10–1400 MHz

DSPLL^®

Clock

Synthesis

Fixed

Frequency

CLK–

CLK+

GND

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter

Symbol

Test Condition

3.3 V option

2.5 V option

1.8 V option

Min

2.97

2.25

1.71

Typ

3.3

2.5

1.8

Max

3.63

2.75

1.89

Units

Supply Voltage

Supply Current

Output enabled

LVPECL

CML

—

121

108

111

LVDS

CMOS

TriState mode

—

0.75 x V

—

Output Enable (OE)

0.5

Operating Temperature Range

–40

ºC

Notes:

1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.

2. OE pin includes a 17 kΩ pullup resistor to V_DD. Pulling OE to ground causes outputs to tristate.

3. If the device is powered up below –20 ºC and the ambient temperature rises by approximately 105 ºC during normal

operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during

this recalibration.

Table 2. CLK± Output Frequency Characteristics

Parameter

Symbol

Test Condition

LVPECL/LVDS/CML

CMOS

Min

Typ

—

Max

945

160

Units

Nominal Frequency^1,2

MHz

—

Initial Accuracy

Measured at +25 °C at

time of shipping

f_i

—

±1.5

—

ppm

∆f/f

–20

–50

—

+20

+50

Temperature Stability^1,3

Aging

Frequency drift over

projected 15 year life

f_a

—

±10

ppm

Powerup Time⁴

t_OSC

Notes:

1. See Section 3. "Ordering Information" on page 7 for further details.

2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.

3. Selectable parameter specified by part number.

4. Time from powerup or tristate mode to f_O.

Rev. 1.0

Si530/531

Table 3. CLK± Output Levels and Symmetry

Parameter

Symbol

Test Condition

mid-level

Min

V_DD– 1.42

1.1

Typ

—

Max

V_DD– 1.25

1.9

Units

LVPECL Output Option

V_OD

V_SE

swing (diff)

V_PP

—

swing (single-ended)

mid-level

0.5

—

0.93

LVDS Output Option

1.125

1.20

1.275

swing (diff)

V_OD

V_O

0.32

—

0.40

0.50

—

V_PP

CML Output Option

mid-level

– 0.75

V_OD

V_OH

V_OL

swing (diff)

0.70

0.8 x V_DD

—

0.95

—

1.20

V_DD

0.4

350

—

V_PP

CMOS Output Option

= 32 mA

I_OL= 32 mA

—

Rise/Fall time (20/80%)

Symmetry (duty cycle)

t_{R, F}

LVPECL/LVDS/CML

CMOS with CL = 15 pF

—

SYM

LVPECL:

LVDS:

– 1.3 V (diff)

—

1.25 V (diff)

CMOS:

Notes:

1. 50 Ω to V_DD– 2.0 V.

2. R_term= 100 Ω (differential).

3. C_L= 15 pF

Table 4. CLK± Output Phase Jitter

Parameter

Symbol

Test Condition

Min

Typ

Max

Units

Phase Jitter (RMS)*

φ_J

12 kHz to 20 MHz (OC-48)

—

0.40

0.50

for F

> 500 MHz

OUT

50 kHz to 80 MHz (OC-192)

LVPECL

CML

LVDS

—

0.30

0.35

0.40

0.47

0.49

Phase Jitter (RMS)*

for F of 125 to 500 MHz

φ_J

12 kHz to 20 MHz (OC-48)

LVPECL

CML

LVDS

—

0.40

0.45

0.50

0.52

OUT

*Note: Differential Modes: LVPECL/LVDS/CML. Refer to AN256 for further information.

Rev. 1.0

Si530/531

Table 5. CLK± Output Period Jitter

Parameter

Period Jitter*

Symbol

Test Condition

RMS

Min

—

Typ

Max

—

Units

PER

for F < 160 MHz

OUT

Peak-to-Peak

—

*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.

Table 6. CLK± Output Phase Noise (Typical)

Configuration

81.25 MHz

LVDS

312.5 MHz

LVPECL

1066 MHz

LVPECL

Units

Output

Offset Frequency (f)

L (f)

–110

–127

–134

–136

–143

–147

n/a

–100

–115

–119

–123

–135

–144

–147

–87

100 Hz

1 kHz

10 kHz

100 kHz

1 MHz

–102

–107

–111

–121

–135

–142

dBc/Hz

10 MHz

100 MHz

Table 7. Absolute Maximum Ratings¹

Parameter

Supply Voltage

Symbol

Rating

–0.5 to +3.8

Units

Volts

ºC

Input Voltage (any input pin)

Storage Temperature

–0.5 to V + 0.3

–55 to +125

>2500

260

ESD Sensitivity (HBM, per JESD22-A114)

ESD

Volts

ºC

Soldering Temperature (Pb-free profile)

PEAK

Soldering Temperature Time @ T

(Pb-free profile)

seconds

PEAK

Notes:

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional

operation or specification compliance is not implied at these conditions.

2. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including

soldering profiles.

Rev. 1.0

Si530/531

Table 8. Environmental Compliance

The Si530/531 meets the following qualification test requirements.

Parameter

Mechanical Shock

Conditions/ Test Method

MIL-STD-883F, Method 2002.3 B

MIL-STD-883F, Method 2007.3 A

MIL-STD-883F, Method 203.8

MIL-STD-883F, Method 1014.7

MIL-STD-883F, Method 2016

Mechanical Vibration

Solderability

Gross & Fine Leak

Resistance to Solvents

Rev. 1.0

Si530/531

2. Pin Descriptions

(Top View)

V_DD

CLK–

CLK+

CLK–

CLK+

GND

CLK

Si531

Si530

LVDS/LVPECL/CML

CMOS

Table 9. Pinout for Si530 Series

LVDS/LVPECL/CML Function

Symbol

OE (CMOS only)

CMOS Function

Output enable

No connection

0 = clock output disabled (outputs tristated)

1 = clock output enabled

Output enable

(LVPECL,LVDS, 0 = clock output disabled (outputs tristated)

No connection

CML)

GND

CLK+

CLK–

1 = clock output enabled

Electrical and Case Ground

Oscillator Output

Electrical and Case Ground

Oscillator Output

Complementary output

Power Supply Voltage

No connection

Power Supply Voltage

Table 10. Pinout for Si531 Series

Symbol

LVDS/LVPECL/CML Function

Output enable

OE (LVPECL, LVDS, CML)

0 = clock output disabled (outputs tristated)

1 = clock output enabled

No connection

GND

No connection

Electrical and Case Ground

Oscillator Output

CLK+

CLK–

Complementary output

Power Supply Voltage

Rev. 1.0

Si530/531

3. Ordering Information

The Si530/531 XO was designed to support a variety of options including frequency, temperature stability, output

format, and V . Specific device configurations are programmed into the Si530/531 at time of shipment.

Configurations can be specified using the Part Number Configuration chart below. Silicon Laboratories provides a

web browser-based part number configuration utility to simplify this process. Refer to

www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si530 and Si531

XO series are supplied in an industry-standard, RoHS compliant, 6-pad, 5 x 7 mm package. The 531 Series

supports an alternate OE pinout (pin #1) for the LVPECL, LVDS, and CML output formats. See Tables 9 and 10 for

the pinout differences between the Si530 and Si531 series.

530

XXXMXXX

Tape & Reel Packaging

Blank = Trays

530 XO Product

Family

Operating Temp Range (°C)

-40 to +85°C

1^stOption Code

V_DDOutput Format Output Enable Polarity

Part Revision Letter

Frequency (e.g., 622M080 is 622.080 MHz)

3.3 LVPECL

3.3 LVDS

3.3 CMOS

3.3 CML

High

Low

Available frequency range is 10 to 945 MHz, 970 to 1134 MHz, and

1213 to 1417 MHz. The position of “M” shifts to denote higher or lower

frequencies. If the frequency of interest requires greater than 6 digit

resolution, a six digit code will be assigned for the specific frequency.

2.5 LVPECL

2.5 LVDS

2.5 CMOS

2.5 CML

2^ndOption Code

1.8 CMOS

1.8 CML

Temp Stability (ppm, max, ±)

3.3 LVPECL

3.3 LVDS

3.3 CMOS

3.3 CML

2.5 LVPECL

2.5 LVDS

2.5 CMOS

2.5 CML

1.8 CMOS

1.8 CML

Note:

CMOS available to 160 MHz.

Example P/N: 530AB622M080BGR is a 5 x 7 XO in a 6 pad package. The frequency is 622.080 MHz, with a 3.3 V supply, LVPECL output,

and Output Enable active high polarity. Temperature stability is specifed as ±20 ppm. The part is specified for –40 to +85 °C ambient

temperature range operation and is shipped in tape and reel format.

Figure 1. Part Number Convention

Rev. 1.0

Si530/531

4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si530/531. Table 11 lists the values for the dimensions shown in the

illustration.

Figure 2. Si530/531 Outline Diagram

Table 11. Package Diagram Dimensions (mm)

Dimension

Min

1.45

1.2

Nom

1.65

Max

1.85

1.6

1.4

0.60 TYP.

7.00 BSC.

6.2

6.10

6.30

2.54 BSC.

5.00 BSC.

4.40

4.30

1.07

4.50

1.47

1.27

1.815 BSC.

0.7 REF.

—

aaa

bbb

ccc

ddd

—

0.15

0.10

—

Rev. 1.0

Si530/531

5. 6-Pin PCB Land Pattern

Figure 3 illustrates the 6-pin PCB land pattern for the Si530/531. Table 12 lists the values for the dimensions shown

in the illustration.

Figure 3. Si530/531 PCB Land Pattern

Table 12. PCB Land Pattern Dimensions (mm)

Dimension

Min

Max

5.08 REF

2.54 BSC

4.15 REF

0.84

2.00

—

8.20 REF

7.30 REF

1.70 TYP

2.15 REF

—

6.78

6.30

Notes:

1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.

2. Land pattern design based on IPC-7351 guidelines.

3. All dimensions shown are at maximum material condition (MMC).

4. Controlling dimension is in millimeters (mm).

Rev. 1.0

Si530/531

DOCUMENT CHANGE LIST

Revision 0.4 to Revision 0.5

ꢀ Updated Table 1, “Recommended Operating

Conditions,” on page 2.

ꢁ Added maximum supply current specifications.

ꢁ Specified relationship between temperature at startup

and operation temperature.

ꢀ Updated Table 4, “CLK± Output Phase Jitter,” on

page 3 to include maximum rms jitter generation

specifications and updated typical rms jitter

specifications.

ꢀ Added Table 6, “CLK± Output Phase Noise

(Typical),” on page 4.

ꢀ Added Output Enable active polarity as an option in

Figure 1, “Part Number Convention,” on page 7.

Revision 0.5 to Revision 1.0

ꢀ Updated Note 3 in Table 1, “Recommended

Operating Conditions,” on page 2.

ꢀ Updated Figure 1, “Part Number Convention,” on

page 7.

Rev. 1.0

Si530/531

NOTES:

Rev. 1.0

Si530/531

CONTACT INFORMATION

Silicon Laboratories Inc.

4635 Boston Lane

Austin, TX 78735

Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669

Toll Free: 1+(877) 444-3032

Email: VCXOinfo@silabs.com

Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice.

Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from

the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features

or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, rep-

resentation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability

arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation conse-

quential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to

support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where per-

sonal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap-

plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

Rev. 1.0

XO/VCXO Part Number Selector Help

Oscillator Part Number

Information

PART NUMBER:

531AA300M000DG

OSCILLATOR SPECIFICATION SUMMARY

7/16/2007 5:44:34 AM

Model Number:

Si531 (XO)

300.00000

LVPECL

Output Frequency (MHz):

Output Format:

VDD:

3.3V

Output Enable Polarity:

Temperature Stability:

OE active high

+/- 50 ppm

Operating Temperature Range

(°C):

-40 to +85

Datasheet:

si530_si531.pdf

Does this match your requirements?

Initiate Request

Go Back

Start Over

YES:

NO:

XO/VCXO Part Number Selector Help

Oscillator Part Number

Information

PART NUMBER:

531EA250M000DG

OSCILLATOR SPECIFICATION SUMMARY

7/16/2007 5:46:44 AM

Model Number:

Si531 (XO)

250.00000

LVPECL

Output Frequency (MHz):

Output Format:

VDD:

2.5V

Output Enable Polarity:

Temperature Stability:

OE active high

+/- 50 ppm

Operating Temperature Range

(°C):

-40 to +85

Datasheet:

si530_si531.pdf

Does this match your requirements?

Initiate Request

Go Back

Start Over

YES:

NO:

XO/VCXO Part Number Selector Help

Oscillator Part Number

Information

PART NUMBER:

531EA300M000DG

OSCILLATOR SPECIFICATION SUMMARY

7/16/2007 5:45:58 AM

Model Number:

Si531 (XO)

300.00000

LVPECL

Output Frequency (MHz):

Output Format:

VDD:

2.5V

Output Enable Polarity:

Temperature Stability:

OE active high

+/- 50 ppm

Operating Temperature Range

(°C):

-40 to +85

Datasheet:

si530_si531.pdf

Does this match your requirements?

Initiate Request

Go Back

Start Over

YES:

NO:

531WA970M000BG [SILICON]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E