C8051F530A-IT [SILICON]
Superior performance to emulation systems using ICE-chips, target pods, and sockets; 使用ICE芯片,目标吊舱,插座优越的性能仿真系统![C8051F530A-IT](http://pdffile.icpdf.com/pdf2/p00213/img/icpdf/C8051F_1205127_icpdf.jpg)
型号: | C8051F530A-IT |
厂家: | ![]() |
描述: | Superior performance to emulation systems using ICE-chips, target pods, and sockets |
文件: | 总1页 (文件大小:92K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
C8051F530A
25 MIPS, 8 kB Flash, 12-Bit ADC, 20-Pin Automotive MCU
Analog Peripherals
High-Speed 8051 µC Core
-
Pipelined instruction architecture; executes 70% of instructions in one or
two system clocks
12-Bit ADC, 5 V input signal; up to 16 external inputs
-
-
-
-
±1 LSB INL; guaranteed monotonic
-
Up to 25 MIPS throughput
Programmable throughput up to 200 ksps
Data-dependent windowed interrupt generator
Programmable gain maximizes input signal span
Memory
-
-
8 kB Flash; in-system programmable; flexible security features
256 bytes data RAM
Built-in Temperature Sensor (±3 °C)
Programmable Comparator
LIN 2.1
Precision Internal Voltage Reference
-
Master or slave operation using dedicated hardware
V
Monitor/Brown-out Detector
DD
Digital Peripherals
On-Chip Debug
-
-
-
-
Up to 16 digital I/O; all are 5 V push-pull
-
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
SPI™ and UART serial ports available concurrently
Programmable 16-bit counter array with three capture/compare modules
Three general-purpose 16-bit counter/timers
-
-
-
Provides breakpoints, single stepping, watch-points
Inspect/modify memory, registers, and stack
Clock Sources
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
-
-
Internal programmable 0.5% oscillator: Up to 25 MHz
Temperature Range: –40 to +125 °C
Operating Voltage: 1.8 to 5.25 V
External oscillator: Crystal, RC, C, or CMOS Clock
Ordering Part Numbers
2
-
Multiple power saving sleep and shutdown modes
-
-
C8051F530A-IT, 20-Pin TSSOP (RoHS-compliant), 6x6 mm
2
C8051F530A-IM, 20-Pin QFN (RoHS-compliant), 4 x 4 mm
Development Kit: C8051F530ADK
VREGIN
Port I/O Configuration
Power On
Reset
CIP-51 8051 Controller
Core (25 MHz)
Digital Peripherals
P0.0
P0.1
P0.2
P0.3
P0.4
P0.5
P0.6/C2D
P0.7/XTAL1
Reset
8 kB Flash Program
Memory
UART0
Debug /
Programming
Hardware
C2CK/RST
Timers 0,
Port 0
Drivers
1, 2
256 Byte SRAM
Priority
Crossbar
Decoder
3 Channel
PCA/WDT
C2D
LIN 2.1
SPI
P1.0/XTAL2
P1.1
P1.2
Voltage Regulator
(LDO)
VREGIN
P1.3
P1.4
P1.5
P1.6
Port 1
Drivers
Crossbar Control
SFR
Bus
VDD
GND
Analog Peripherals
P1.7
Voltage
Reference
VREF
System Clock Setup
VDD
VREF
XTAL1
XTAL2
External Oscillator
VDD
VREF
A
M
U
X
12-bit
200ksps
ADC
Internal Oscillator
(±0.5%)
Temp
Sensor
GND
CP0, CP0A
+
-
Comparator
Automotive
Copyright © 2008 by Silicon Laboratories
11.20.2008
相关型号:
©2020 ICPDF网 联系我们和版权申明