SST34HF3244C [SST]
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory; 32兆位并行的SuperFlash + 4兆位的SRAM ComboMemory
| 型号： | SST34HF3244C |
| 厂家： | 
SILICON STORAGE TECHNOLOGY, INC |
| 描述： | 32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory |
| 文件： | 总40页 (文件大小：779K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
SST34HF32x4x32Mb CSF + 4/8/16 Mb SRAM (x16) MCP ComboMemory
Data Sheet
FEATURES:
•
•
Flash Organization: 2M x16 or 4M x8
Dual-Bank Architecture for Concurrent
Read/Write Operation
– 32 Mbit Top Sector Protection
– 8 Mbit + 24 Mbit
SRAM Organization:
•
Block-Erase Capability
– Uniform 32 KWord blocks
Erase-Suspend / Erase-Resume Capabilities
Read Access Time
– Flash: 70 ns
– SRAM: 70 ns
•
•
•
– 4 Mbit: 256K x16
•
Security ID Feature
•
•
Single 2.7-3.3V Read and Write Operations
Superior Reliability
– SST: 128 bits
– User: 256 Bytes
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
Low Power Consumption:
– Active Current: 25 mA (typical)
– Standby Current: 20 µA (typical)
Hardware Sector Protection (WP#)
•
•
Latched Address and Data
Fast Erase and Program (typical):
– Sector-Erase Time: 18 ms
– Block-Erase Time: 18 ms
– Chip-Erase Time: 35 ms
– Program Time: 7 µs
•
•
•
•
•
Automatic Write Timing
– Internal VPP Generation
End-of-Write Detection
– Protects 8 KWord in the smaller bank by holding
WP# low and unprotects by holding WP# high
Hardware Reset Pin (RST#)
– Resets the internal state machine to reading
data array
Byte Selection for Flash (CIOF pin)
– Selects 8-bit or 16-bit mode
Sector-Erase Capability
– Toggle Bit
– Data# Polling
– Ready/Busy# pin
•
•
•
•
•
•
CMOS I/O Compatibility
JEDEC Standard Command Set
Packages Available
– 56-ball LFBGA (8mm x 10mm)
– 62-ball LFBGA (8mm x 10mm)
– Uniform 2 KWord sectors
Flash Chip-Erase Capability
•
All non-Pb (lead-free) devices are RoHS compliant
PRODUCT DESCRIPTION
The SST34HF3244C ComboMemory device integrates
either a 2M x16 or 4M x8 CMOS flash memory bank with a
256K x16 CMOS SRAM memory bank in a multi-chip
package (MCP). These devices are fabricated using SST’s
proprietary, high-performance CMOS SuperFlash technol-
ogy incorporating the split-gate cell design and thick-oxide
tunneling injector to attain better reliability and manufactur-
ability compared with alternate approaches. The
SST34HF3244C are ideal for applications such as cellular
phones, GPS devices, PDAs, and other portable electronic
devices in a low power and small form factor system.
sector protection options for storing boot code, program
code, configuration/parameter data and user data.
The SuperFlash technology provides fixed Erase and Pro-
gram times, independent of the number of Erase/Program
cycles that have occurred. Therefore, the system software
or hardware does not have to be modified or de-rated as is
necessary with alternative flash technologies, whose Erase
and Program times increase with accumulated Erase/Pro-
gram cycles. The SST34HF3244C devices offer a guaran-
teed endurance of 10,000 cycles. Data retention is rated at
greater than 100 years. With high-performance Program
operations, the flash memory banks provide a typical Pro-
gram time of 7 µsec. The entire flash memory bank can be
erased and programmed word-by-word in typically 4 sec-
onds for the SST34HF3244C, when using interface fea-
tures such as Toggle Bit, Data# Polling, or RY/BY# to
indicate the completion of Program operation. To protect
The SST34HF3244C feature dual flash memory bank
architecture allowing for concurrent operations between the
two flash memory banks and the SRAM. The devices can
read data from either bank while an Erase or Program
operation is in progress in the opposite bank. The two flash
memory banks are partitioned into 8 Mbit + 24 Mbit with top
©2006 Silicon Storage Technology, Inc.
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. Intel is a registered trademark of Intel Corporation.
CSF and ComboMemory are trademarks of Silicon Storage Technology, Inc.
S71282-02-000
1
8/06
These specifications are subject to change without notice.
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
against inadvertent flash write, the SST34HF3244C con-
tain on-chip hardware and software data protection
schemes.
Concurrent Read/Write Operation
Dual bank architecture of SST34HF3244C devices allows
the Concurrent Read/Write operation whereby the user
can read from one bank while programming or erasing in
the other bank. This operation can be used when the user
needs to read system code in one bank while updating
data in the other bank. See Table 3 for dual-bank memory
organization.
The flash and SRAM operate as two independent memory
banks with respective bank enable signals. The memory
bank selection is done by two bank enable signals. The
SRAM bank enable signals, BES1# and BES2, select the
SRAM bank. The flash memory bank enable signal, BEF#,
has to be used with Software Data Protection (SDP) com-
mand sequence when controlling the Erase and Program
operations in the flash memory bank. The memory banks
are superimposed in the same memory address space
where they share common address lines, data lines, WE#
and OE# which minimize power consumption and area.
Concurrent Read/Write States
Flash
Bank 1
Read
Bank 2
Write
SRAM
No Operation
No Operation
Read
Write
Read
Designed, manufactured, and tested for applications requir-
ing low power and small form factor, the SST34HF3244C
are offered in both commercial and extended temperatures
and a small footprint package to meet board space con-
straint requirements. See Figure 2 for pin assignments.
Write
No Operation
Write
No Operation
Write
Read
No Operation
Write
Write
No Operation
Write
Note: For the purposes of this table, write means to perform
Block-/Sector-Erase or Program operations
as applicable to the appropriate bank.
Device Operation
The SST34HF3244C uses BES1#, BES2 and BEF# to
control operation of either the flash or the SRAM memory
bank. When BEF# is low, the flash bank is activated for
Read, Program or Erase operation. When BES1# is low,
and BES2 is high the SRAM is activated for Read and
Write operation. BEF# and BES1# cannot be at low level,
and BES2 cannot be at high level at the same time. If all
bank enable signals are asserted, bus contention will
result and the device may suffer permanent damage.
All address, data, and control lines are shared by flash and
SRAM memory banks which minimizes power consump-
tion and loading. The device goes into standby when BEF#
and BES1# bank enables are raised to VIHC (Logic High) or
when BEF# is high and BES2 is low.
Flash Read Operation
The Read operation of the SST34HF3244C is controlled
by BEF# and OE#, both have to be low for the system to
obtain data from the outputs. BEF# is used for device
selection. When BEF# is high, the chip is deselected and
only standby power is consumed. OE# is the output control
and is used to gate data from the output pins. The data bus
is in high impedance state when either BEF# or OE# is
high. Refer to the Read cycle timing diagram for further
details (Figure 7).
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
2
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Flash Program Operation
Flash Chip-Erase Operation
These devices are programmed on a word-by-word or
byte-by-byte basis depending on the state of the CIOF pin.
Before programming, one must ensure that the sector
being programmed is fully erased.
The SST34HF3244C provide a Chip-Erase operation,
which allows the user to erase all flash sectors/blocks to the
“1” state. This is useful when the device must be quickly
erased.
The Program operation is accomplished in three steps:
The Chip-Erase operation is initiated by executing a six-
byte command sequence with Chip-Erase command (10H)
at address 555H in the last byte sequence. The Erase
operation begins with the rising edge of the sixth WE# or
BEF#, whichever occurs first. During the Erase operation,
the only valid read is Toggle Bits or Data# Polling. See
Table 6 for the command sequence, Figure 12 for timing
diagram, and Figure 26 for the flowchart. Any commands
issued during the Chip-Erase operation are ignored. When
WP# is low, any attempt to Chip-Erase will be ignored.
1. Software Data Protection is initiated using the
three-byte load sequence.
2. Address and data are loaded.
During the Program operation, the addresses are
latched on the falling edge of either BEF# or WE#,
whichever occurs last. The data is latched on the
rising edge of either BEF# or WE#, whichever
occurs first.
3. The internal Program operation is initiated after
the rising edge of the fourth WE# or BEF#, which-
ever occurs first. The Program operation, once ini-
tiated, will be completed typically within 7 µs.
Flash Erase-Suspend/-Resume Operations
The Erase-Suspend operation temporarily suspends a
Sector- or Block-Erase operation thus allowing data to be
read from any memory location, or program data into any
sector/block that is not suspended for an Erase operation.
The operation is executed by issuing a one-byte command
sequence with Erase-Suspend command (B0H). The
device automatically enters read mode no more than 10 µs
after the Erase-Suspend command had been issued. (TES
maximum latency equals 10 µs.) Valid data can be read
from any sector or block that is not suspended from an
Erase operation. Reading at address location within erase-
suspended sectors/blocks will output DQ2 toggling and
DQ6 at “1”. While in Erase-Suspend mode, a Program
operation is allowed except for the sector or block selected
for Erase-Suspend. To resume Sector-Erase or Block-
Erase operation which has been suspended, the system
must issue an Erase-Resume command. The operation is
executed by issuing a one-byte command sequence with
Erase Resume command (30H) at any address in the one-
byte sequence.
See Figures 8 and 9 for WE# and BEF# controlled Pro-
gram operation timing diagrams and Figure 22 for flow-
charts. During the Program operation, the only valid reads
are Data# Polling and Toggle Bit. During the internal Pro-
gram operation, the host is free to perform additional tasks.
Any commands issued during an internal Program opera-
tion are ignored.
Flash Sector- /Block-Erase Operation
These devices offer both Sector-Erase and Block-Erase
operations. These operations allow the system to erase the
devices on a sector-by-sector (or block-by-block) basis.
The sector architecture is based on a uniform sector size of
2 KWord. The Block-Erase mode is based on a uniform
block size of 32 KWord. The Sector-Erase operation is initi-
ated by executing a six-byte command sequence with a
Sector-Erase command (50H) and sector address (SA) in
the last bus cycle. The Block-Erase operation is initiated by
executing a six-byte command sequence with Block-Erase
command (30H) and block address (BA) in the last bus
cycle. The sector or block address is latched on the falling
edge of the sixth WE# pulse, while the command (30H or
50H) is latched on the rising edge of the sixth WE# pulse.
The internal Erase operation begins after the sixth WE#
pulse. Any commands issued during the Block- or Sector-
Erase operation are ignored except Erase-Suspend and
Erase-Resume. See Figures 13 and 14 for timing wave-
forms.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
3
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Flash Write Operation Status Detection
Byte/Word (CIOF)
The SST34HF3244C provide one hardware and two soft-
ware means to detect the completion of a Write (Program
or Erase) cycle, in order to optimize the system Write
cycle time. The hardware detection uses the Ready/
Busy# (RY/BY#) pin. The software detection includes two
status bits: Data# Polling (DQ7) and Toggle Bit (DQ6).
The End-of-Write detection mode is enabled after the ris-
ing edge of WE#, which initiates the internal Program or
Erase operation.
The device includes a CIOF pin to control whether the
device data I/O pins operate x8 or x16. If the CIOF pin is at
logic “1” (VIH) the device is in x16 data configuration: all
data I/0 pins DQ0-DQ15 are active and controlled by BEF#
and OE#.
If the CIOF pin is at logic “0”, the device is in x8 data config-
uration: only data I/O pins DQ0-DQ7 are active and con-
trolled by BEF# and OE#. The remaining data pins DQ8-
DQ14 are at Hi-Z, while pin DQ15 is used as the address
input A-1 for the Least Significant Bit of the address bus.
The actual completion of the nonvolatile write is asynchro-
nous with the system; therefore, either a Ready/Busy# (RY/
BY#), Data# Polling (DQ7) or Toggle Bit (DQ6) read may be
simultaneous with the completion of the Write cycle. If this
occurs, the system may possibly get an erroneous result,
i.e., valid data may appear to conflict with either DQ7 or
DQ6. In order to prevent spurious rejection, if an erroneous
result occurs, the software routine should include a loop to
read the accessed location an additional two (2) times. If
both reads are valid, then the device has completed the
Write cycle, otherwise the rejection is valid.
Flash Data# Polling (DQ7)
When the devices are in an internal Program operation, any
attempt to read DQ7 will produce the complement of the
true data. Once the Program operation is completed, DQ7
will produce true data. During internal Erase operation, any
attempt to read DQ7 will produce a ‘0’. Once the internal
Erase operation is completed, DQ7 will produce a ‘1’. The
Data# Polling is valid after the rising edge of fourth WE# (or
BEF#) pulse for Program operation. For Sector-, Block-, or
Chip-Erase, the Data# Polling is valid after the rising edge
of sixth WE# (or BEF#) pulse. See Figure 10 for Data# Poll-
ing (DQ7) timing diagram and Figure 23 for a flowchart.
Ready/Busy# (RY/BY#)
The SST34HF3244C include a Ready/Busy# (RY/BY#)
output signal. RY/BY# is an open drain output pin that indi-
cates whether an Erase or Program operation is in
progress. Since RY/BY# is an open drain output, it allows
several devices to be tied in parallel to VDD via an external
pull-up resistor. After the rising edge of the final WE# pulse
in the command sequence, the RY/BY# status is valid.
When RY/BY# is actively pulled low, it indicates that an
Erase or Program operation is in progress. When RY/BY#
is high (Ready), the devices may be read or left in standby
mode.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
4
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Toggle Bits (DQ6 and DQ2)
Data Protection
During the internal Program or Erase operation, any con-
secutive attempts to read DQ6 will produce alternating “1”s
and “0”s, i.e., toggling between 1 and 0. When the internal
Program or Erase operation is completed, the DQ6 bit will
stop toggling. The device is then ready for the next opera-
tion. The toggle bit is valid after the rising edge of the fourth
WE# (or BEF#) pulse for Program operations. For Sector-,
Block-, or Chip-Erase, the toggle bit (DQ6) is valid after the
rising edge of sixth WE# (or BEF#) pulse. DQ6 will be set to
“1” if a Read operation is attempted on an Erase-sus-
pended Sector/Block. If Program operation is initiated in a
sector/block not selected in Erase-Suspend mode, DQ6 will
toggle.
The SST34HF3244C provide both hardware and software
features to protect nonvolatile data from inadvertent writes.
Hardware Data Protection
Noise/Glitch Protection: A WE# or BEF# pulse of less than
5 ns will not initiate a Write cycle.
VDD Power Up/Down Detection: The Write operation is
inhibited when VDD is less than 1.5V.
Write Inhibit Mode: Forcing OE# low, BEF# high, or WE#
high will inhibit the Write operation. This prevents inadvert-
ent writes during power-up or power-down.
An additional Toggle Bit is available on DQ2, which can be
used in conjunction with DQ6 to check whether a particular
sector is being actively erased or erase-suspended. Table 1
shows detailed status bit information. The Toggle Bit (DQ2)
is valid after the rising edge of the last WE# (or BEF#)
pulse of a Write operation. See Figure 11 for Toggle Bit tim-
ing diagram and Figure 23 for a flowchart.
Hardware Block Protection
The SST34HF3244C provide a hardware block protection
which protects the outermost 8 KWord/16 KByte in Bank 1.
The block is protected when WP# is held low. When WP#
is held low and a Block-Erase command is issued to the
protected block, the data in the outermost 8 KWord/16
KByte section will be protected. The rest of the block will be
erased. See Table 3 for Block-Protection location.
TABLE 1: Write Operation Status
A user can disable block protection by driving WP# high
thus allowing erase or program of data into the protected
sectors. WP# must be held high prior to issuing the write
command and remain stable until after the entire Write
operation has completed. If WP# is left floating, it is inter-
nally held high via a pull-up resistor, and the Boot Block is
unprotected, enabling Program and Erase operations on
that block.
Status
DQ7
DQ6
DQ2
RY/BY#
Normal
Operation Program
Standard
DQ7# Toggle No Toggle
0
Standard
Erase
0
1
Toggle
1
Toggle
Toggle
0
1
Erase-
Suspend Erase
Mode Suspended
Read From
Sector/Block
Read From
Non-Erase
Suspended
Sector/Block
Data
Data
Data
1
Hardware Reset (RST#)
The RST# pin provides a hardware method of resetting the
device to read array data. When the RST# pin is held low
for at least TRP, any in-progress operation will terminate and
return to Read mode (see Figure 19). When no internal
Program/Erase operation is in progress, a minimum period
of TRHR is required after RST# is driven high before a valid
Read can take place (see Figure 18).
Program
DQ7# Toggle No Toggle
0
T1.1 1282
Note: DQ7, DQ6, and DQ2 require a valid address when reading
status information. The address must be in the bank where
the operation is in progress in order to read the operation sta-
tus. If the address is pointing to a different bank (not busy),
the device will output array data.
The Erase operation that has been interrupted needs to be
reinitiated after the device resumes normal operation mode
to ensure data integrity. See Figures 18 and 19 for timing
diagrams.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
5
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Software Data Protection (SDP)
Security ID
The SST34HF3244C provide the JEDEC standard Soft-
ware Data Protection scheme for all data alteration opera-
tions, i.e., Program and Erase. Any Program operation
requires the inclusion of the three-byte sequence. The
three-byte load sequence is used to initiate the Program
operation, providing optimal protection from inadvertent
Write operations, e.g., during the system power-up or
power-down. Any Erase operation requires the inclusion of
six-byte sequence. The SST34HF3244C are shipped with
the Software Data Protection permanently enabled. See
Table 6 for the specific software command codes. During
SDP command sequence, invalid commands will abort the
device to Read mode within TRC. The contents of DQ15-
DQ8 are “Don’t Care” during any SDP command
sequence.
The SST34HF3244C devices offer a 136-word Security ID
space. The Secure ID space is divided into two seg-
ments—one 128-bit factory programmed segment and one
128-word (256-byte) user-programmed segment. The first
segment is programmed and locked at SST with a unique,
128-bit number. The user segment is left un-programmed
for the customer to program as desired.
To program the user segment of the Security ID, the user
must use the Security ID Program command. End-of-Write
status is checked by reading the toggle bits. Data# Polling
is not used for Security ID End-of-Write detection. Once
programming is complete, the Sec ID should be locked
using the User-Sec-ID-Program-Lock-Out. This disables
any future corruption of this space. Note that regardless of
whether or not the Sec ID is locked, neither Sec ID seg-
ment can be erased. The Secure ID space can be queried
by executing a three-byte command sequence with Query-
Sec-ID command (88H) at address 555H in the last byte
sequence. To exit this mode, the Exit-Sec-ID command
should be executed. Refer to Table 6 for more details.
Common Flash Memory Interface (CFI)
These devices also contain the CFI information to
describe the characteristics of the devices. In order to
enter the CFI Query mode, the system must write the
three-byte sequence, same as the Software ID Entry com-
mand with 98H (CFI Query command) to address
BKX555H in the last byte sequence. In order to enter the
CFI Query mode, the system can also use the one-byte
sequence with BKX55H on Address and 98H on Data Bus.
See Figure 16 for CFI Entry and Read timing diagram.
Once the device enters the CFI Query mode, the system
can read CFI data at the addresses given in Tables 7
through 9. The system must write the CFI Exit command
to return to Read mode from the CFI Query mode.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
6
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Product Identification
SRAM Read
The Product Identification mode identifies the device
SST34HF3244C and manufacturer as SST. This mode
may be accessed by software operations only. The hard-
ware device ID Read operation, which is typically used by
programmers cannot be used on this device because of
the shared lines between flash and SRAM in the multi-chip
package. Therefore, application of high voltage to pin A9
may damage this device. Users may use the software
Product Identification operation to identify the part (i.e.,
using the device ID) when using multiple manufacturers in
the same socket. For details, see Tables 5 and 6 for soft-
ware operation, Figure 15 for the Software ID Entry and
Read timing diagram and Figure 24 for the ID Entry com-
mand sequence flowchart.
The SRAM Read operation of the SST34HF3244C is con-
trolled by OE# and BES1#, both have to be low with WE#
and BES2 high for the system to obtain data from the out-
puts. BES1# and BES2 are used for SRAM bank selection.
OE# is the output control and is used to gate data from the
output pins. The data bus is in high impedance state when
OE# is high. Refer to the Read cycle timing diagram, Fig-
ure 4, for further details.
SRAM Write
The SRAM Write operation of the SST34HF3244C is con-
trolled by WE# and BES1#, both have to be low, BES2
must be high for the system to write to the SRAM. During
the Word-Write operation, the addresses and data are ref-
erenced to the rising edge of either BES1#, WE#, or the
falling edge of BES2 whichever occurs first. The write time
is measured from the last falling edge of BES#1 or WE# or
the rising edge of BES2 to the first rising edge of BES1#, or
WE# or the falling edge of BES2. Refer to the Write cycle
timing diagrams, Figures 5 and 6, for further details.
TABLE 2: Product Identification
ADDRESS DATA
Manufacturer’s ID
Device ID
BK0000H
00BFH
SST34HF3244C
BK0001H
7353H
T2.0 1282
Note: BK = Bank Address (A20-A18
)
Product Identification Mode Exit/
CFI Mode Exit
In order to return to the standard Read mode, the Software
Product Identification mode must be exited. Exit is accom-
plished by issuing the Software ID Exit command
sequence, which returns the device to the Read mode.
This command may also be used to reset the device to the
Read mode after any inadvertent transient condition that
apparently causes the device to behave abnormally, e.g.,
not read correctly. Please note that the Software ID Exit
command is ignored during an internal Program or Erase
operation. See Table 6 for software command codes, Fig-
ure 17 for timing waveform and Figure 24 for a flowchart.
SRAM Operation
With BES1# low, BES2 and BEF# high, the
SST34HF3244C operates as 256K x16CMOS SRAM, with
fully static operation requiring no external clocks or timing
strobes. The SST34HF3244C SRAM is mapped into the
first 512 KWord address space. When BES1#, BEF# are
high and BES2 is low, all memory banks are deselected
and the device enters standby. Read and Write cycle times
are equal. The control signals UBS# and LBS# provide
access to the upper data byte and lower data byte. See
Table 5 for x16 SRAM Read and Write data byte control
modes of operation.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
7
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Address
Buffers
A
- A
20 0
SuperFlash Memory
(Bank 1)
RST#
BEF#
WP#
SuperFlash Memory
(Bank 2)
LBS#
Control
Logic
UBS#
BES1#
BES21
OE#2
I/O Buffers
DQ /A- - DQ
0
15
1
WE#2
RY/BY#
4 Mbit
SRAM
Address
Buffers
Notes: 1. For LS package only:
WE# = WEF# and/or WES#
OE# = OEF# and/or OES#
1282 B1.4
FIGURE 1: Functional Block Diagram
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
8
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 3: Dual-Bank Memory Organization (1 of 2)
SST34HF3244C
Block
Block Size
Address Range x8
3FC000H–3FFFFFH
3F0000H–3FBFFFH
3E0000H–3EFFFFH
3D0000H–3DFFFFH
3C0000H–3CFFFFH
3B0000H–3BFFFFH
3A0000H–3AFFFFH
390000H–39FFFFH
380000H–38FFFFH
370000H–37FFFFH
360000H–36FFFFH
350000H–35FFFFH
340000H–34FFFFH
330000H–33FFFFH
320000H–32FFFFH
310000H–31FFFFH
300000H–30FFFFH
2F0000H–2FFFFFH
2E0000H–2EFFFFH
2D0000H–2DFFFFH
2C0000H–2CFFFFH
2B0000H–2BFFFFH
2A0000H—2AFFFFH
290000H—29FFFFH
280000H—28FFFFH
270000H—27FFFFH
260000H—26FFFFH
250000H—25FFFFH
240000H—24FFFFH
230000H—23FFFFH
220000H—22FFFFH
210000H—21FFFFH
200000H—20FFFFH
1F0000H—1FFFFFH
1E0000H—1EFFFFH
1D0000H—1DFFFFH
1C0000H—1CFFFFH
1B0000H—1BFFFFH
1A0000H—1AFFFFH
190000H—19FFFFH
180000H—18FFFFH
170000H—17FFFFH
160000H—16FFFFH
Address Range x16
8 KW / 16 KB
24 KW / 48 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
1FE000H–1FFFFFH
1F8000H–1FDFFFH
1F0000H–1F7FFFH
1E8000H–1EFFFFH
1E0000H–1E7FFFH
1D8000H–1DFFFFH
1D0000H–1D7FFFH
1C8000H–1CFFFFH
1C0000H–1C7FFFH
1B8000H–1BFFFFH
1B0000H–1B7FFFH
1A8000H–1AFFFFH
1A0000H–1A7FFFH
198000H–19FFFFH
190000H–197FFFH
188000H–18FFFFH
180000H–187FFFH
178000H–17FFFFH
170000H–177FFFH
168000H–16FFFFH
160000H–167FFFH
158000H–15FFFFH
150000H–157FFFH
148000H–14FFFFH
140000H–147FFFH
138000H–13FFFFH
130000H–137FFFH
128000H–12FFFFH
120000H–127FFFH
118000H–11FFFFH
110000H–117FFFH
108000H–10FFFFH
100000H–107FFFH
0F8000H–0FFFFFH
0F0000H–0F7FFFH
0E8000H–0EFFFFH
0E0000H–0E7FFFH
0D8000H–0DFFFFH
0D0000H–0D7FFFH
0C8000H–0CFFFFH
0C0000H–0C7FFFH
0B8000H–0BFFFFH
0B0000H–0B7FFFH
BA63
BA62
BA61
BA60
BA59
BA58
BA57
BA56
BA55
BA54
BA53
BA52
BA51
BA50
BA49
BA48
BA47
BA46
BA45
BA44
BA43
BA42
BA41
BA40
BA39
BA38
BA37
BA36
BA35
BA34
BA33
BA32
BA31
BA30
BA29
BA28
BA27
BA26
BA25
BA24
BA23
BA22
Bank 1
Bank 2
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
9
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 3: Dual-Bank Memory Organization (Continued) (2 of 2)
SST34HF3244C
Block
BA21
BA20
BA19
BA18
BA17
BA16
BA15
BA14
BA13
BA12
BA11
BA10
BA9
Block Size
Address Range x8
150000H—15FFFFH
140000H—14FFFFH
130000H—13FFFFH
120000H—12FFFFH
110000H—11FFFFH
100000H—10FFFFH
0F0000H—0FFFFFH
0E0000H—0EFFFFH
0D0000H—0DFFFFH
0C0000H—0CFFFFH
0B0000H—0BFFFFH
0A0000H—0AFFFFH
090000H—09FFFFH
080000H—08FFFFH
070000H—07FFFFH
060000H—06FFFFH
050000H–05FFFFH
040000H–04FFFFH
030000H–03FFFFH
020000H–02FFFFH
010000H–01FFFFH
000000H–00FFFFH
Address Range x16
0A8000H–0AFFFFH
0A0000H–0A7FFFH
098000H–09FFFFH
090000H–097FFFH
088000H–08FFFFH
080000H–087FFFH
078000H–07FFFFH
070000H–077FFFH
068000H–06FFFFH
060000H–067FFFH
058000H–05FFFFH
050000H–057FFFH
048000H–04FFFFH
040000H–047FFFH
038000H–03FFFFH
030000H–037FFFH
028000H–02FFFFH
020000H–027FFFH
018000H–01FFFFH
010000H–017FFFH
008000H–00FFFFH
000000H–007FFFH
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
32 KW / 64 KB
Bank 2
BA8
BA7
BA6
BA5
BA4
BA3
BA2
BA1
BA0
T3.0 1282
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
10
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
PIN DESCRIPTION
TOP VIEW (balls facing down)
8
A15
NC
NC
A14
A10
A16 CIOF
V
SS
7
6
5
4
3
2
1
A11 A12 A13
NC Note* DQ7 DQ14
DQ6 DQ13 DQ12 DQ5
A8
A19
A9
WE# BES2 A20
WP# RST# RY/BY#
LBS# UBS# A18
DQ4
DQ3
V
V
NC
DDS
DQ11
DDF
A17
A4
DQ1 DQ9 DQ10 DQ2
A7
A6
A5
V
OE#
DQ0 DQ8
SS
A3
A2
A1
A0 BEF# BES1#
A
B
C
D
E
F
G
H
Note: F7 = DQ /A
15 -1
FIGURE 2: Pin Assignments for 56-ball LFBGA (8mm x 10mm)
TOP VIEW (balls facing down)
8
NC
A20
A16
A11
A8
A15
A10
A14
A13
A12
V
NC
NC
SSF
7
6
5
4
3
2
1
A9 DQ15 WES# DQ14 DQ7
DQ13 DQ6 DQ4 DQ5
WEF# RY/BY#
V
SSS
RST#
NC
DQ12 BES2
V
V
DDS DDF
WP#
A19 DQ11
DQ10 DQ2 DQ3
LBS# UBS# OES#
DQ9 DQ8 DQ0 DQ1
A18
A17
A7
A6
A3
A2
A1 BES1#
OEF# NC
NC
NC
A5
A4
A0
BEF#
V
SSF
NC
A
B
C
D
E
F
G
H
J
K
FIGURE 3: Pin Assignments for 62-ball LFBGA (8mm x 10mm)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
11
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 4: Pin Description
Symbol Pin Name
Functions
AMS1 to A0 Address Inputs
To provide flash address, A20-A0.
To provide SRAM address, AMSS-A0
DQ14-DQ0 Data Inputs/Outputs
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a flash Erase/Program cycle. The outputs are in
tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
DQ15/A-1
Data Input/Output
and LBS Address
DQ15 is used as data I/O pin when in x16 mode (CIOF = “1”)
A-1 is used as the LBS address pin when in x8 mode (CIOF = “0”)
BEF#
BES1#
BES2
OEF#2
OES#2
WEF#2
WES#2
OE#
Flash Memory Bank Enable
SRAM Memory Bank Enable
SRAM Memory Bank Enable
Output Enable
To activate the Flash memory bank when BEF# is low
To activate the SRAM memory bank when BES1# is low
To activate the SRAM memory bank when BES2 is high
To gate the data output buffers for Flash2 only
To gate the data output buffers for SRAM2 only
To control the Write operations for Flash2 only
To control the Write operations for SRAM2 only
To gate the data output buffers
Output Enable
Write Enable
Write Enable
Output Enable
WE#
Write Enable
To control the Write operations
CIOF
Byte Selection for Flash
Upper Byte Control (SRAM)
Lower Byte Control (SRAM)
Write Protect
When low, select Byte mode. When high, select Word mode.
To enable DQ15-DQ8
UBS#
LBS#
WP#
To enable DQ7-DQ0
To protect and unprotect the bottom 8 KWord (4 sectors) from Erase or Program
operation
RST#
Reset
To Reset and return the device to Read mode
RY/BY#
Ready/Busy#
To output the status of a Program or Erase Operation
RY/BY# is a open drain output, so a 10KΩ - 100KΩ pull-up resistor is required to
allow RY/BY# to transition high indicating the device is ready to read.
2
VSSF
Ground
Flash2 only
SRAM2 only
2
VSSS
Ground
VSS
Ground
VDDF
Power Supply (Flash)
Power Supply (SRAM)
No Connection
2.7-3.3V Power Supply to Flash only
2.7-3.3V Power Supply to SRAM only
VDD
S
NC
Unconnected pins
T4.0 1282
1. AMSS = Most Significant Address
AMSS = A17 for SST34HF3244C
2. LSE package only
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
12
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 5: Operational Modes Selection for x16 SRAM
DQ15-8
Mode
BEF#1 BES1#1,2 BES21,2 OE#2,3 WE#2,3 LBS#2 UBS#2
DQ7-0
CIOF = VIH
CIOF = VIL
Full Standby
VIH
VIH
VIL
VIL
VIL
VIL
VIH
VIH
X
X
VIL
VIH
VIH
X
X
X
X
X
X
X
X
X
HIGH-Z
HIGH-Z
HIGH-Z
Output Disable
VIL
VIL
VIH
X
VIH
X
VIH
X
X
X
HIGH-Z
HIGH-Z
DOUT
DIN
HIGH-Z
HIGH-Z
DOUT
DIN
HIGH-Z
HIGH-Z
VIH
X
VIH
X
VIH
VIH
VIL
X
Flash Read
Flash Write
Flash Erase
SRAM Read
VIH
X
VIL
VIH
VIH
VIL
VIH
VIL
VIL
VIH
X
X
X
X
X
X
DQ14-8 = HIGH-Z
DQ15 = A-1
VIL
X
VIH
X
DQ14-8 = HIGH-Z
DQ15 = A-1
VIL
X
VIH
X
X
X
X
VIL
VIH
VIL
VIL
VIH
VIL
VIL
VIH
VIL
X
VIL
VIL
VIH
VIL
VIL
VIH
X
DOUT
HIGH-Z
DOUT
DIN
DOUT
DOUT
HIGH-Z
DIN
DOUT
DOUT
HIGH-Z
DIN
SRAM Write
VIH
VIL
VIH
X
VIL
HIGH-Z
DIN
DIN
DIN
HIGH-Z
HIGH-Z
Product
VIL
VIH
VIL
VIL
VIH
Manufacturer’s ID5
Identification4
Device ID5
T5.1 1282
1. Do not apply BEF# = VIL, BES1# = VIL and BES2 = VIH at the same time
2. X can be VIL or VIH, but no other value.
3. OE# = OEF# and OES#
WE# = WEF# and WES# for LSE package only
4. Software mode only
5. With A19-A18 = VIL;SST Manufacturer’s ID = BFH, is read with A0=0,
SST34HF3244C Device ID = 7351H, is read with A0=1
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
13
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 6: Software Command Sequence
Command
Sequence
1st Bus
Write Cycle
2nd Bus
Write Cycle
3rd Bus
Write Cycle
4th Bus
Write Cycle
5th Bus
Write Cycle
6th Bus
Write Cycle
Addr1 Data2 Addr1 Data2 Addr1 Data2 Addr1 Data2 Addr1 Data2 Addr1 Data2
555H
555H
AAH
AAH
AAH
AAH
B0H
30H
AAH
AAH
2AAH
2AAH
2AAH
2AAH
55H
55H
55H
55H
555H
555H
555H
555H
A0H
80H
80H
80H
WA3
555H
555H
555H
Data
AAH
AAH
AAH
Word-Program
Sector-Erase
Block-Erase
4
4
2AAH
2AAH
2AAH
55H
55H
55H
SAX
BAX
50H
30H
10H
555H
555H
555H
Chip-Erase
XXXXH
XXXXH
555H
Erase-Suspend
Erase-Resume
Query Sec ID5
2AAH
2AAH
55H
55H
555H
555H
88H
A5H
555H
SIWA6
XXH
Data
User-Security-ID-
Program
555H
AAH
2AAH
55H
555H
85H
0000H
User-Security-ID-
Program-Lock-out7
9
Software ID Entry8
CFI Query Entry
CFI Query Entry
555H
555H
AAH
AAH
98H
AAH
2AAH
2AAH
55H
55H
BKX
90H
98H
555H
4
BKX
555H
4
BKX
55H
555H
2AAH
55H
555H
F0H
Software ID Exit/
CFI Exit/
Sec ID Exit10,11
XXH
F0H
Software ID Exit/
CFI Exit/
Sec ID Exit10,11
T6.1 1282
1. Address format A10-A0 (Hex), Addresses A20-A11 can be VIL or VIH, but no other value, for the command sequence when in x16 mode.
When in x8 mode, Addresses A20-A12, Address A-1 and DQ14-DQ8 can be VIL or VIH, but no other value, for the command sequence.
2. DQ15-DQ8 can be VIL or VIH, but no other value, for the command sequence
3. WA = Program Word/Byte address
4. SAX for Sector-Erase; uses A20-A11 address lines
BAX for Block-Erase; uses A20-A15 address lines
5. For SST34HF3244C the Security ID Address Range is:
(x16 mode) = 000000H to 000087H, (x8 mode) = 000000H to 00010FH
SST ID is read at Address Range (x16 mode) = 000000H to 000007H (x8 mode) = 000000H to 00000FH
User ID is read at Address Range (x16 mode) = 000008H to 000087H (x8 mode) = 000010H to 00010FH
Lock Status is read at Address 0000FFH (x16) or 0001FFH (x8). Unlocked: DQ3 = 1 / Locked: DQ3 = 0.
6. SIWA = User Security ID Program Word/Byte address
For SST34HF3244C, valid Address Range is
(x16 mode) = 000008H-000087H (x8 mode) = 000010H-00010FH.
All 4 cycles of User Security ID Program and Program Lock-out must be completed before going back to Read-Array mode.
7. The User-Security-ID-Program-Lock-out command must be executed in x16 mode. (CIOF = VIH)
8. The device does not remain in Software Product Identification mode if powered down.
9. A19 and A18 = VIL
10. Both Software ID Exit operations are equivalent
11. IIf users never lock after programming, User Sec ID can be programmed over the previously unprogrammed bits (data=1) using the
User Sec ID mode again (the programmed “0” bits cannot be reversed to “1”).
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
14
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 7: CFI Query Identification String1
Address
x16 Mode x8 Mode
Address
Data2
0051H
0052H
0059H
0002H
0000H
0000H
0000H
0000H
0000H
0000H
0000H
Description
Query Unique ASCII string “QRY”
10H
11H
12H
13H
14H
15H
16H
17H
18H
19H
1AH
20H
22H
24H
26H
28H
2AH
2CH
2EH
30H
32H
34H
Primary OEM command set
Address for Primary Extended Table
Alternate OEM command set (00H = none exists)
Address for Alternate OEM extended Table (00H = none exits)
T7.1 1282
1. Refer to CFI publication 100 for more details.
2. In x8 mode, only the lower byte of data is output.
TABLE 8: System Interface Information
Address
x16 Mode x8 Mode
Address
Data1
Description
VDD Min (Program/Erase)
1BH
1CH
36H
38H
0027H
DQ7-DQ4: Volts, DQ3-DQ0: 100 millivolts
0036H
VDD Max (Program/Erase)
DQ7-DQ4: Volts, DQ3-DQ0: 100 millivolts
1DH
1EH
1FH
20H
21H
22H
23H
24H
25H
26H
3AH
3CH
3EH
40H
42H
44H
46H
48H
4AH
4CH
0000H
0000H
0004H
0000H
0004H
0006H
0001H
0000H
0001H
0001H
VPP min (00H = no VPP pin)
VPP max (00H = no VPP pin)
Typical time out for Program 2N µs (24 = 16 µs)
Typical time out for min size buffer program 2N µs (00H = not supported)
Typical time out for individual Sector/Block-Erase 2N ms (24 = 16 ms)
Typical time out for Chip-Erase 2N ms (26 = 64 ms)
Maximum time out for Program 2N times typical (21 x 24 = 32 µs)
Maximum time out for buffer program 2N times typical
Maximum time out for individual Sector-/Block-Erase 2N times typical (21 x 24 = 32 ms)
Maximum time out for Chip-Erase 2N times typical (21 x 26 = 128 ms)
T8.0 1282
1. In x8 mode, only the lower byte of data is output.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
15
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 9: Device Geometry Information
Address Address
x16 Mode x8 Mode
Data1
0016H
0002H
0000H
0000H
0000H
0002H
003FH
0000H
0000H
0001H
00FFH
0003H
0010H
0000H
Description
27H
28H
29H
2AH
2BH
2CH
2DH
2EH
2FH
30H
31H
32H
33H
34H
4EH
50H
52H
54H
56H
58H
5AH
5CH
5EH
60H
62H
64H
66H
68H
Device size = 2N Bytes (16H = 22; 222 = 4 MByte)
Flash Device Interface description; 0002H = x8/x16 asynchronous interface
Maximum number of bytes in multi-byte write = 2N (00H = not supported)
Number of Erase Sector/Block sizes supported by device
Block Information (y + 1 = Number of blocks; z x 256B = block size)
y = 63 + 1 = 64 blocks (003FH = 63)
z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)
Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
y = 1023 + 1 = 1024 sectors (03FFH = 1023)
z = 16 x 256 Bytes = 4 KByte/sector (0010H = 16)
T9.2 1282
1. In x8 mode, only the lower byte of data is output.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
16
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum
Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation
of the device at these conditions or conditions greater than those defined in the operational sections of this data
sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)
Operating Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +125°C
D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.5V to VDD1+0.3V
Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to VDD1+1.0V
Package Power Dissipation Capability (TA = 25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W
Surface Mount Solder Reflow Temperature2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C for 10 seconds
Output Short Circuit Current3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
1. VDD = VDDF and VDDS
2. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions.
Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
3. Outputs shorted for no more than one second. No more than one output shorted at a time.
Operating Range
Range
Ambient Temp
VDD
Extended
-20°C to +85°C
2.7-3.3V
AC Conditions of Test
Input Rise/Fall Time . . . . . . . . . . . . . . 5 ns
Output Load . . . . . . . . . . . . . . . . . . . . CL = 30 pF
See Figures 20 and 21
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
17
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 10: DC Operating Characteristics (VDD = VDDF and VDDS = 2.7-3.3V)
Limits
Symbol Parameter
Min
Max Units Test Conditions
Address input = VILT/VIHT, at f=5 MHz,
1
IDD
Active VDD Current
VDD=VDD Max, all DQs open
Read
Flash
OE#=VIL, WE#=VIH
35
30
60
mA
mA
mA
BEF#=VIL, BES1#=VIH, or BES2=VIL
BEF#=VIH, BES1#=VIL , BES2=VIH
BEF#=VIH, BES1#=VIL , BES2=VIH
WE#=VIL
SRAM
Concurrent Operation
Write2
Flash
40
30
30
30
1
mA
mA
µA
µA
µA
µA
BEF#=VIL, BES1#=VIH, or BES2=VIL, OE#=VIH
BEF#=VIH, BES1#=VIL , BES2=VIH
VDD = VDD Max, BEF#=BES1#=VIHC, BES2=VILC
RST#=GND
SRAM
ISB
IRT
ILI
Standby VDD Current
Reset VDD Current
Input Leakage Current
VIN=GND to VDD, VDD=VDD Max
ILIW
Input Leakage Current
on WP# pin and RST# pin
10
WP#=GND to VDD, VDD=VDD Max
RST#=GND to VDD, VDD=VDD Max
ILO
Output Leakage Current
Input Low Voltage
10
0.8
0.3
µA
V
V
V
V
V
V
V
V
VOUT=GND to VDD, VDD=VDD Max
VDD=VDD Min
VIL
VILC
VIH
Input Low Voltage (CMOS)
Input High Voltage
VDD=VDD Max
0.7 VDD
VDD-0.3
VDD=VDD Max
VIHC
VOLF
VOHF
VOLS
VOHS
Input High Voltage (CMOS)
Flash Output Low Voltage
Flash Output High Voltage
SRAM Output Low Voltage
SRAM Output High Voltage
VDD=VDD Max
0.2
0.4
IOL=100 µA, VDD=VDD Min
IOH=-100 µA, VDD=VDD Min
IOL =1 mA, VDD=VDD Min
VDD-0.2
2.2
IOH =-500 µA, VDD=VDD Min
T10.0 1282
1. Address input = VILT/VIHT, VDD=VDD Max (See Figure 20)
2. IDD active while Erase or Program is in progress.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
18
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 11: Recommended System Power-up Timings
Symbol
Parameter
Minimum
100
Units
1
TPU-READ
Power-up to Read Operation
Power-up to Write Operation
µs
1
TPU-WRITE
100
µs
T11.0 1282
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
TABLE 12: Capacitance (TA = 25°C, f=1 Mhz, other pins open)
Parameter
Description
Test Condition
VI/O = 0V
Maximum
20 pF
1
CI/O
I/O Pin Capacitance
Input Capacitance
1
CIN
VIN = 0V
16 pF
T12.0 1282
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
TABLE 13: Flash Reliability Characteristics
Symbol
Parameter
Endurance
Data Retention
Latch Up
Minimum Specification
Units
Test Method
1
NEND
10,000
100
Cycles JEDEC Standard A117
1
TDR
Years
mA
JEDEC Standard A103
JEDEC Standard 78
1
ILTH
100 + IDD
T13.0 1282
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
19
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
AC CHARACTERISTICS
TABLE 14: SRAM Read Cycle Timing Parameters
Min
Max
Units
ns
TRCS
TAAS
TBES
TOES
TBYES
Read Cycle Time
70
Address Access Time
70
70
35
70
ns
Bank Enable Access Time
Output Enable Access Time
UBS#, LBS# Access Time
BES# to Active Output
ns
ns
ns
1
TBLZS
TOLZS
0
0
0
ns
1
Output Enable to Active Output
UBS#, LBS# to Active Output
BES# to High-Z Output
ns
1
TBYLZS
ns
1
TBHZS
25
25
35
ns
1
TOHZS
TBYHZS
TOHS
Output Disable to High-Z Output
UBS#, LBS# to High-Z Output
Output Hold from Address Change
ns
1
ns
10
ns
T14.0 1282
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
TABLE 15: SRAM Write Cycle Timing Parameters
Symbol Parameter
Min
70
60
60
0
Max
Units
ns
TWCS
TBWS
TAWS
Write Cycle Time
Bank Enable to End-of-Write
Address Valid to End-of-Write
Address Set-up Time
ns
ns
TASTS
TWPS
TWRS
TBYWS
TODWS
TOEWS
TDSS
ns
Write Pulse Width
60
0
ns
Write Recovery Time
ns
UBS#, LBS# to End-of-Write
Output Disable from WE# Low
Output Enable from WE# High
Data Set-up Time
60
ns
30
ns
0
30
0
ns
ns
TDHS
Data Hold from Write Time
ns
T15.0 1282
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
20
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TABLE 16: Flash Read Cycle Timing Parameters VDD = 2.7-3.3V
Symbol Parameter
Min
Max
Units
ns
TRC
TCE
TAA
Read Cycle Time
70
Chip Enable Access Time
Address Access Time
70
70
35
ns
ns
TOE
TCLZ
TOLZ
Output Enable Access Time
BEF# Low to Active Output
OE# Low to Active Output
BEF# High to High-Z Output
OE# High to High-Z Output
Output Hold from Address Change
RST# Pulse Width
ns
1
1
0
0
ns
ns
1
1
TCHZ
16
16
ns
TOHZ
ns
1
TOH
0
ns
1
TRP
500
50
ns
1
TRHR
RST# High Before Read
RST# Pin Low to Read
ns
1,2
TRY
20
µs
T16.0 1282
1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.
2. This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase.
TABLE 17: Flash Program/Erase Cycle Timing Parameters
Symbol Parameter
Min
Max
Units
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
µs
ms
ms
TBP
Program Time
10
TAS
Address Setup Time
Address Hold Time
WE# and BEF# Setup Time
WE# and BEF# Hold Time
OE# High Setup Time
OE# High Hold Time
BEF# Pulse Width
WE# Pulse Width
0
40
0
TAH
TCS
TCH
TOES
TOEH
TCP
0
0
10
40
40
30
30
30
0
TWP
TWPH
1
WE# Pulse Width High
BEF# Pulse Width High
Data Setup Time
1
TCPH
TDS
1
TDH
Data Hold Time
1
TIDA
Software ID Access and Exit Time
Erase-Suspend Latency
RY/BY# Delay Time
Bus Recovery Time
Sector-Erase
150
10
TES
1,2
TBY
TBR
TSE
TBE
90
1
1
25
25
50
Block-Erase
TSCE
Chip-Erase
ms
T17.1 1282
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. This parameter applies to Sector-Erase, Block-Erase, and Program operations.
This parameter does not apply to Chip-Erase operations.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
21
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
T
RCS
ADDRESSES
A
MSS-0
T
T
AAS
OHS
T
BES
BES1#
BES2
T
BES
T
BLZS
T
T
BHZS
OES
OE#
T
OHZS
T
OLZS
T
BYES
UBS#, LBS#
T
BYHZS
T
BYLZS
DQ
15-0
DATA VALID
1282 F01.0
Note: AMSS = Most Significant Address
MSS = A17 for SST34HF3244C
A
FIGURE 4: SRAM Read Cycle Timing Diagram
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
22
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
T
WCS
ADDRESSES
3
A
MSS -0
T
T
T
WRS
WPS
ASTS
WE#
T
AWS
T
T
BWS
BES1#
BES2
BWS
T
BYWS
UBS#, LBS#
T
OEWS
T
DHS
T
ODWS
T
DSS
VALID DATA IN
NOTE 2
1282 F02.0
NOTE 2
DQ
DQ
7-0
15-8,
Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
2. If BES1# goes Low or BES2 goes high coincident with or after WE# goes Low, the output will remain at high impedance.
If BES1# goes High or BES2 goes low coincident with or before WE# goes High, the output will remain at high impedance.
Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.
3. AMSS = Most Significant SRAM Address
A
MSS = A17 for SST34HF3244C
FIGURE 5: SRAM Write Cycle Timing Diagram (WE# Controlled)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
23
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
T
WCS
ADDRESSES
3
A
MSS -0
T
T
WRS
WPS
WE#
T
BWS
BWS
BES1#
BES2
T
T
AWS
T
ASTS
T
BYWS
UBS#, LBS#
T
T
DHS
DSS
NOTE 2
NOTE 2
VALID DATA IN
DQ
DQ
7-0
15-8,
1282 F03.0
Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
2. Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.
3. AMSS = Most Significant SRAM Address
AMSS = A17 for SST34HF3244C
FIGURE 6: SRAM Write Cycle Timing Diagram (UBS#, LBS# Controlled)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
24
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
T
T
AA
RC
ADDRESS A
20-0
T
CE
BEF#
OE#
T
OE
T
OHZ
T
OLZ
V
IH
WE#
T
CHZ
T
T
OH
CLZ
HIGH-Z
HIGH-Z
DQ
15-0
DATA VALID
DATA VALID
1282 F04.0
FIGURE 7: Flash Read Cycle Timing Diagram for Word Mode
(For Byte Mode A-1 = Address Input)
T
BP
555
2AA
555
ADDR
ADDRESS A
20-0
T
AH
T
WP
WE#
T
AS
T
WPH
OE#
BEF#
T
CH
T
BY
T
T
CS
BR
RY/BY#
T
DS
T
DH
DQ
15-0
XXAA
XX55
XXA0
DATA
VALID
WORD
(ADDR/DATA)
1282 F05.0
Note: X can be V or V , but no other value.
IL
IH
FIGURE 8: Flash WE# Controlled Program Cycle Timing Diagram for Word Mode
(For Byte Mode A-1 = Address Input)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
25
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
T
BP
555
2AA
555
ADDR
ADDRESS A
20-0
T
AH
T
CP
BEF#
OE#
T
CPH
T
AS
T
CH
WE#
T
CS
?
T
T
BY
BR
T
DS
RY/BY#
T
DH
XXAA
XX55
XXA0
DATA
WORD
VALID
DQ
15-0
(ADDR/DATA)
1335 F06.0
Note: X can be V or V , but no other value.
IL
IH
FIGURE 9: Flash BEF# Controlled Program Cycle Timing Diagram for Word Mode
(For Byte Mode A-1 = Address Input)
ADDRESS A
20-0
T
CE
BEF#
OE#
T
T
OEH
OES
T
OE
WE#
T
BY
RY/BY#
DATA
DATA
DATA#
DATA#
DQ
7
1282 F07.0
FIGURE 10: Flash Data# Polling Timing Diagram for Word Mode
(For Byte Mode A-1 = Address Input)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
26
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
ADDRESS A
20-0
T
CE
BEF#
OE#
T
OEH
T
OE
WE#
T
BR
VALID DATA
1282 F08.0
DQ
6
TWO READ CYCLES
WITH SAME OUTPUTS
FIGURE 11: Flash Toggle Bit Timing Diagram for Word Mode
(For Byte Mode A-1 = Don’t Care)
SIX-BYTE CODE FOR CHIP-ERASE
T
SCE
ADDRESS
555
2AA
555
555
2AA
555
A
20-0
BEF#
OE#
T
WP
WE#
T
BR
T
BY
RY/BY#
VALID
XXAA
XX55
XX80
XXAA
XX55
XX10
DQ
15-0
1282 F09.0
Note: This device also supports BEF# controlled Chip-Erase operation.
The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 17.)
X can be VIL or VIH, but no other value.
FIGURE 12: Flash WE# Controlled Chip-Erase Timing Diagram for Word Mode
(For Byte Mode A-1 = Don’t Care)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
27
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
SIX-BYTE CODE FOR BLOCK-ERASE
T
BE
ADDRESS
555
2AA
555
555
2AA
BA
X
A
20-0
BEF#
OE#
T
WP
WE#
T
BR
T
BY
RY/BY#
XXAA
XX55
XX80
XXAA
XX55
XX30
VALID
DQ
15-0
1282 F10.0
Note: This device also supports BEF# controlled Block-Erase operation.
The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 17.)
BAX = Block Address
X can be VIL or VIH, but no other value.
FIGURE 13: Flash WE# Controlled Block-Erase Timing Diagram for Word Mode
(For Byte Mode A-1 = Don’t Care)
SIX-BYTE CODE FOR SECTOR-ERASE
T
SE
ADDRESS
555
2AA
555
555
2AA
SA
X
A
20-0
BEF#
OE#
T
WP
WE#
T
BR
T
BY
RY/BY#
DQ
15-0
XXAA
XX55
XX80
XXAA
XX55
XX50
VALID
1282 F11.0
Note: This device also supports BEF# controlled Sector-Erase operation.
The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 17.)
SAX = Sector Address
X can be VIL or VIH, but no other value.
FIGURE 14: Flash WE# Controlled Sector-Erase Timing Diagram for Word Mode
(For Byte Mode A-1 = Don’t Care)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
28
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Three-Byte Sequence For Software ID Entry
555
2AA
555
0000
0001
ADDRESS A
20-0
BEF#
OE#
T
T
IDA
WP
WE#
T
WPH
T
AA
Device ID
XXAA
XX55
XX90
00BF
DQ
15-0
1282 F12.0
Note: X can be VIL or VIH, but no other value.
Device ID =7353H for SST34HF3244C
FIGURE 15: Flash Software ID Entry and Read (For Byte Mode A-1 = 0)
THREE-BYTE SEQUENCE FOR
CFI QUERY ENTRY
ADDRESSES
555
2AA
555
CE#
OE#
WE#
T
WP
T
IDA
T
T
WPH
AA
DQ
XXAA
XX55
XX98
15-0
1282 F22.0
Note: X can be V or V but no other value.
IL
IH,
FIGURE 16: CFI Entry and Read
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
29
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
THREE-BYTE SEQUENCE FOR
SOFTWARE ID EXIT AND RESET
555
2AA
555
ADDRESSES
DQ
15-0
XXAA
XX55
XXF0
T
IDA
CE#
OE#
T
WP
WE#
T
WPH
1335 F23.0
Note: X can be V or V , but no other value.
IL
IH
FIGURE 17: Software ID Exit/CFI Exit
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
30
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
RY/BY#
0V
T
RP
RST#
BEF#/OE#
T
RHR
1282 F13.0
FIGURE 18: RST# Timing (when no internal operation is in progress)
T
RY
RY/BY#
T
RP
RST#
BEF#
OE#
T
BR
1282 F14.0
FIGURE 19: RST# Timing (during Sector- or Block-Erase operation)
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
31
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
V
V
IHT
V
V
OT
IT
INPUT?
REFERENCE POINTS
OUTPUT
ILT
1282 F15.0
AC test inputs are driven at VIHT (0.9 VDD) for a logic “1” and VILT (0.1 VDD) for a logic “0”. Measurement reference points
for inputs and outputs are VIT (0.5 VDD) and VOT (0.5 VDD). Input rise and fall times (10% ↔ 90%) are <5 ns.
Note: VIT - VINPUT Test
V
V
V
OT - VOUTPUT Test
IHT - VINPUT HIGH Test
ILT - VINPUT LOW Test
FIGURE 20: AC Input/Output Reference Waveforms
TO TESTER
TO DUT
C
L
1282 F16.0
FIGURE 21: A Test Load Example
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
32
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Start
Load data: XXAAH
Address: 555H
Load data: XX55H
Address: 2AAH
Load data: XXA0H
Address: 555H
Load
Address/Data
Wait for end of
Program (T
Data# Polling
,
BP
bit, or Toggle bit
operation)
Program
Completed
1282 F17.0
Note: X can be VIL or V but no other value.
IH,
FIGURE 22: Program Algorithm
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
33
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Toggle Bit
Data# Polling
Internal Timer
Program/Erase
Initiated
Program/Erase
Initiated
Program/Erase
Initiated
Read
byte/word
Read DQ
7
Wait T
,
BP
T
T
SCE, SE
or T
BE
Read same
byte/word
Is DQ =
7
No
true data?
Program/Erase
Completed
Yes
No
Does DQ
match?
Program/Erase
Completed
6
Yes
Program/Erase
Completed
1282 F18.0
FIGURE 23: Wait Options
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
34
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Software ID Exit/
Software Product ID Entry
Command Sequence
CFI Exit
Command Sequence
CFI Query Entry
Command Sequence
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Load data: XX90H
Address: 555H
Load data: XX98H
Address: 555H
Load data: XXF0H
Address: 555H
Wait T
Wait T
Wait T
IDA
IDA
IDA
Return to normal
operation
Read Software ID
Read CFI data
1282 F19.1
Note: X can be V or V but no other value.
IL
IH,
FIGURE 24: Software Product ID Command Flowcharts
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
35
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Sec ID Query Entry
Command Sequence
Sec ID Exit
Command Sequence
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XXF0H
Address: XXH
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Wait T
IDA
Load data: XXF0H
Address: 555H
Load data: XX88H
Address: 555H
Return to normal
operation
1282 F20.0
Wait T
IDA
Wait T
IDA
Return to normal
operation
Read Sec ID
X can be V or V but no other value
IL
IH,
FIGURE 25: Software Sec ID Command Flowcharts
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
36
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
Chip-Erase
Sector-Erase
Block-Erase
Command Sequence
Command Sequence
Command Sequence
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Load data: XX80H
Address: 555H
Load data: XX80H
Address: 555H
Load data: XX80H
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XXAAH
Address: 555H
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Load data: XX55H
Address: 2AAH
Load data: XX10H
Address: 555H
Load data: XX50H
Load data: XX30H
Address: SA
Address: BA
X
X
Wait T
Wait T
Wait T
BE
SCE
SE
Chip erased
to FFFFH
Sector erased
to FFFFH
Block erased
to FFFFH
1282 F21.0
Note: X can be V or V but no other value.
IL
IH,
FIGURE 26: Erase Command Sequence
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
37
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
PRODUCT ORDERING INFORMATION
Device
Speed
Suffix1
Suffix2
SST34 H F 3244C -70
-
X X
-
XX S E
Environmental Attribute
E1 = non-Pb
Package Modifier
P= 56 balls
S = 62 balls
Package Type
L1 = LFBGA (8mm x 10mm x 1.4mm, 0.45mm ball size)
L = LFBGA (8mm x 10mm x 1.4mm, 0.40mm ball size)
Temperature Range
E= Extended = -20°C to +85°C
Minimum Endurance
4 =10,000 cycles
Read Access Speed
70 = 70 ns
Version
C = x16 Mbit SRAM
Bank Split and Top Boot Block Protection
4 = 8 Mbit + 24 Mbit
SRAM Density
4 = 4 Mbit
Flash Density
32 = 32 Mbit
Voltage
H = 2.7-3.3V
Product Series
34 = Concurrent SuperFlash + SRAM ComboMemory
1. Environmental suffix “E” denotes non-Pb solder.
SST non-Pb solder devices are “RoHS Compliant”.
Valid combinations for SST34HF3244C
SST34HF3244C-70-4E-L1PE SST34HF3244C-70-4E-LSE
Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales
representative to confirm availability of valid combinations and to determine availability of new combinations.
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
38
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
PACKAGING DIAGRAMS
TOP VIEW
10.00 0.20
BOTTOM VIEW
5.60
0.80
8
7
6
5
4
3
2
1
8
7
6
5
4
3
2
1
5.60
0.80
8.00 0.20
0.45 0.05
(56X)
H
G F E D C B A
A
B C D E F G H
A1 CORNER
A1 CORNER
1.30 0.10
SIDE VIEW
1mm
0.12
SEATING PLANE
0.35 0.05
Note: 1. Although many dimensions are similar to those of JEDEC Publication 95, MO-210, this specific package is not registered.
2. All linear dimensions are in millimeters.
3. Coplanarity: 0.12 mm
4. Ball opening size is 0.38 mm ( 0.05 mm)
56-lfbga-L1P-8x10-450mic-4
FIGURE 27: 56-ball Low-profile, Fine-pitch Ball Grid Array (LFBGA) 8mm x 10mm
SST Package Code: L1P
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
39
32 Mbit Concurrent SuperFlash + 4 Mbit SRAM ComboMemory
SST34HF3244C
Data Sheet
TOP VIEW
BOTTOM VIEW
10.00 0.20
7.20
0.80
8
7
6
5
4
3
2
1
8
7
6
5
4
3
2
1
8.00 0.20
5.60
0.40 0.05
(62X)
0.80
A
B
C
D
E
F
G
H
J
K
K
J
H
G
F
E
D
C
B
A
A1 CORNER
A1 CORNER
1.30 0.10
SIDE VIEW
1mm
0.12
SEATING PLANE
0.32 0.05
Note: 1. Although many dimensions are similar to those of JEDEC Publication 95, MO-210, this specific package is not registered.
2. All linear dimensions are in millimeters.
3. Coplanarity: 0.12 mm
62-lfbga-LS-8x10-400mic-4
4. Ball opening size is 0.32 mm ( 0.05 mm)
FIGURE 28: 62-ball Low-profile, Fine-pitch Ball Grid Array (LFBGA) 8mm x 10mm
SST Package Code: LS
TABLE 18: Revision History
Number
00
Description
Date
Aug 2005
Jun 2006
Aug 2006
•
•
•
Initial Release
01
Added SST34HF3282-70-4E-LSE part number
Removed PSRAM references to S71335
02
Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036
www.SuperFlash.com or www.sst.com
©2006 Silicon Storage Technology, Inc.
S71282-02-000
8/06
40
相关型号：
SST34HF3244C-70-4E-L1P
Memory Circuit, 2MX16, CMOS, PBGA56, 8 X 10 MM, 1.40 MM HEIGHT, MO-210, LFBGA-56
SILICON
SST34HF3244C-70-4E-L1PE
Memory Circuit, 2MX16, CMOS, PBGA56, 8 X 10 MM, 1.45 MM HEIGHT, ROHS COMPLIANT, MO-210, LFBGA-56
SILICON
SST34HF3244C-70-4E-LSE
Memory Circuit, 2MX16, CMOS, PBGA62, 8 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MO-210, LFBGA-62
SILICON
©2020 ICPDF网 联系我们和版权申明