SST49LF008A-33-4C-NH [SST]
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub; 2兆位/ 3兆位/ 4兆位/ 8兆位固件枢纽
| 型号： | SST49LF008A-33-4C-NH |
| 厂家： | 
SILICON STORAGE TECHNOLOGY, INC |
| 描述： | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| 文件： | 总36页 (文件大小：408K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
SST49LF002A / 003A / 004A / 008A2 Mb / 3 Mb / 4 Mb / 8 Mb Firmware Hub for Intel 8xx Chipsets
Advance Information
FEATURES:
•
•
Firmware Hub for Intel 8xx Chipsets
•
•
Two Operational Modes
2 Mbit, 3 Mbit, 4 Mbit, or 8 Mbit SuperFlash
memory array for code/data storage
– Firmware Hub Interface (FWH) Mode for
in-system operation
– Parallel Programming (PP) Mode for fast
– SST49LF002A: 256K x8 (2 Mbit)
– SST49LF003A: 384K x8 (3 Mbit)
– SST49LF004A: 512K x8 (4 Mbit)
– SST49LF008A: 1024K x8 (8 Mbit)
production programming
Firmware Hub Hardware Interface Mode
– 5-signal communication interface supporting
byte Read and Write
•
Flexible Erase Capability
– 33 MHz clock frequency operation
– WP# and TBL# pins provide hardware write
protect for entire chip and/or top Boot Block
– Block Locking Register for all blocks
– Standard SDP Command Set
– Uniform 4 KByte Sectors
– Uniform 16 KByte overlay blocks for
SST49LF002A
– Uniform 64 KByte overlay blocks for
SST49LF003A/004A/008A
– Top Boot Block protection
- 16 KByte for SST49LF002A
- 64 KByte for SST49LF003A/004A/008A
– Chip-Erase for PP Mode Only
– Data# Polling and Toggle Bit for End-of-Write
detection
– 5 GPI pins for system design flexibility
– 4 ID pins for multi-chip selection
•
Parallel Programming (PP) Mode
•
•
Single 3.0-3.6V Read and Write Operations
Superior Reliability
– 11-pin multiplexed address and
8-pin data I/O interface
– Supports fast In-System or PROM programming
for manufacturing
– Endurance:100,000 Cycles (typical)
– Greater than 100 years Data Retention
•
•
Low Power Consumption
•
•
CMOS and PCI I/O Compatibility
Packages Available
– Active Read Current: 6 mA (typical)
– Standby Current: 10 µA (typical)
– 32-lead PLCC
– 32-lead TSOP (8mm x 14mm)
Fast Sector-Erase/Byte-Program Operation
– Sector-Erase Time: 18 ms (typical)
– Block-Erase Time: 18 ms (typical)
– Chip-Erase Time: 70 ms (typical)
– Byte-Program Time: 14 µs (typical)
– Chip Rewrite Time:
SST49LF002A: 4 seconds (typical)
SST49LF003A: 6 seconds (typical)
SST49LF004A: 8 seconds (typical)
SST49LF008A: 15 seconds (typical)
– Single-pulse Program or Erase
– Internal timing generation
PRODUCT DESCRIPTION
The SST49LF00xA flash memory devices are designed
to be read-compatible with the Intel 82802 Firmware Hub
(FWH) device for PC-BIOS application. It provides pro-
tection for the storage and update of code and data in
addition to adding system design flexibility through five
general purpose inputs. Two interface modes are sup-
ported by the SST49LF00xA: Firmware Hub (FWH)
Interface Mode for In-System programming and Parallel
Programming (PP) Mode for fast factory programming of
PC-BIOS applications.
The SST49LF00xA flash memory devices are manufac-
tured with SST’s proprietary, high performance Super-
Flash Technology. The split-gate cell design and thick
oxide tunneling injector attain better reliability and manu-
facturability compared with alternate approaches. The
SST49LF00xA devices significantly improve performance
and reliability, while lowering power consumption. The
SST49LF00xA devices write (Program or Erase) with a
single 3.0-3.6V power supply. It uses less energy during
Erase and Program than alternative flash memory tech-
nologies. The total energy consumed is a function of the
applied voltage, current and time of application. Since for
©2001 Silicon Storage Technology, Inc.
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.
S71161-06-000 9/01
1
504
MPF is a trademark of Silicon Storage Technology, Inc. Intel is a registered trademark of Intel Corporation.
These specifications are subject to change without notice.
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
any given voltage range, the SuperFlash technology uses
nication between Host and the SST49LF00xA occurs via
the 4-bit I/O communication signals, FWH [3:0] and the
FWH4. In PP mode, the device is programmed via an 11-
bit address and an 8-bit data I/O parallel signals. The
address inputs are multiplexed in row and column
selected by control signal R/C# pin. The column
addresses are mapped to the higher internal addresses,
and the row addresses are mapped to the lower internal
addresses. See the Device Memory Maps in Figures 3
through 6 for address assignments.
less current to program and has a shorter erase time, the
total energy consumed during any Erase or Program oper-
ation is less than alternative flash memory technologies.
The SST49LF00xA products provide a maximum Byte-
Program time of 20 µsec. The entire memory can be
erased and programmed byte-by-byte typically in 15 sec-
onds for an 8-Mbit device, when using status detection
features such as Toggle Bit or Data# Polling to indicate the
completion of Program operation. The SuperFlash tech-
nology provides fixed Erase and Program time, indepen-
dent of the number of Erase/Program cycles that have
performed. Therefore the system software or hardware
does not have to be calibrated or correlated to the cumu-
lated number of Erase/Program cycles as is necessary
with alternative flash memory technologies, whose Erase
and Program time increase with accumulated Erase/Pro-
gram cycles.
FIRMWARE HUB (FWH) MODE
Device Operation
The FWH mode uses a 5-signal communication interface,
FWH[3:0] and FWH4, to control operations of the
SST49LF00xA. Operations such as Memory Read and
Memory Write uses Intel FWH propriety protocol. JEDEC
Standard SDP (Software Data Protection) Byte-Program,
Sector-Erase and Block-Erase command sequences are
incorporated into the FWH memory cycles. Chip-Erase is
only available in PP Mode.
To protect against inadvertent write, the SST49LF00xA
devices employ hardware and software data (SDP) protec-
tion schemes. It is offered with typical endurance of
100,000 cycles. Data retention is rated at greater than 100
years.
The device enters standby mode when FWH4 is high and
no internal operation is in progress. The device is in ready
mode when FWH4 is low and no activity is on the FWH bus.
To meet high density, surface mount requirements, the
SST49LF00xA device is offered in 32-lead TSOP and 32-
lead PLCC packages. See Figures 7 and 8 for pinouts and
Table 8 for pin descriptions.
Firmware Hub Interface Cycles
Addresses and data are transferred to and from the
SST49LF00xA by a series of “fields,” where each field con-
tains 4 bits of data. ST49LF00xA supports only single-byte
read and writes, and all fields are one clock cycle in length.
Field sequences and contents are strictly defined for Read
and Write operations. Addresses in this section refer to
addresses as seen from the SST49LF00xA’s “point of
view,” some calculation will be required to translate these to
the actual locations in the memory map (and vice versa) if
multiple memory device is used on the bus. Tables 1 and 2
list the field sequences for Read and Write cycles.
Mode Selection and Description
The SST49LF00xA flash memory devices can operate in
two distinct interface modes: the Firmware Hub Interface
(FWH) mode and the Parallel Programming (PP) mode.
The IC (Interface Configuration pin) is used to set the
interface mode selection. If the IC pin is set to logic High,
the device is in PP mode; while if the IC pin is set Low,
the device is in the FWH mode. The IC selection pin must
be configured prior to device operation. The IC pin is
internally pulled down if the pin is not connected. In FWH
mode, the device is configured to interface with its host
using Intel’s Firmware Hub proprietary protocol. Commu-
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
2
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
TABLE 1: FWH READ CYCLE
Clock
Cycle
Field
Name
FWH[3:0]
Direction
Field Contents
FWH[3:0]1
Comments
1
START
1101
IN
FWH4 must be active (low) for the part to respond. Only the
last start field (before FWH4 transitioning high) should be
recognized. The START field contents indicate a FWH
memory read cycle.
2
IDSEL
IMADDR
IMSIZE
TAR0
0000 to 1111
YYYY
IN
IN
IN
Indicates which FWH device should respond. If the to IDSEL (ID
select) field matches the value ID[3:0], then that particular device
will respond to the whole bus cycle.
3-9
10
11
These seven clock cycles make up the 28-bit memory
address. YYYY is one nibble of the entire address.
Addresses are transferred most-significant nibble first.
0000 (1 byte)
1111
A field of this size indicates how many bytes will be or trans-
ferred during multi-byte operations. The SST49LF00xA will
only support single-byte operation. IMSIZE=0000b
IN
In this clock cycle, the master (Intel ICH) has driven the bus
then float to all ‘1’s and then floats the bus, prior to the next
clock cycle. This is the first part of the bus “turnaround
cycle.”
then Float
12
13
TAR1
1111 (float)
Float
then OUT
The SST49LF00xA takes control of the bus during this
cycle. During the next clock cycle, it will be driving “sync
data.”
RSYNC
0000 (READY)
OUT
During this clock cycle, the FWH will generate a “ready-
sync” (RSYNC) indicating that the least-significant nibble of
the least-significant byte will be available during the next
clock cycle.
14
15
16
DATA
DATA
TAR0
YYYY
YYYY
1111
OUT
OUT
YYYY is the least-significant nibble of the least-significant
data byte.
YYYY is the most-significant nibble of the least-significant
data byte.
OUT
then Float
In this clock cycle, the SST49LF00xA has driven the bus to
all ones and then floats the bus prior to the next clock cycle.
This is the first part of the bus “turnaround cycle.”
17
TAR1
1111 (float)
Float then
IN
The master (Intel ICH) resumes control of the bus during
this cycle.
T1.3 504
1. Field contents are valid on the rising edge of the present clock cycle.
CLK
FWH4
STR
IDS
IMADDR
IMS
TAR
RSYNC
DATA
TAR
FWH[3:0]
504 ILL F59.1
FIGURE 1: SINGLE-BYTE READ WAVEFORMS
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
3
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
TABLE 2: FWH WRITE CYCLE
Clock
Cycle
Field
Name
Field Contents
FWH[3:0]1
FWH[3:0]
Direction
Comments
1
START
1110
IN
FWH4 must be active (low) for the part to respond.
Only the last start field (before FWH4 transitioning
high) should be recognized. The START field contents
indicate a FWH memory read cycle.
2
IDSEL
0000 to 1111
IN
Indicates which SST49LF00xA device should
respond. If the IDSEL (ID select) field matches the
value ID[3:0], then that particular device will respond
to the whole bus cycle.
3-9
10
IMADDR
IMSIZE
DATA
YYYY
0000 (1 byte)
YYYY
IN
IN
IN
These seven clock cycles make up the 28-bit memory
address. YYYY is one nibble of the entire address.
Addresses are transferred most-significant nibble first.
This size field indicates how many bytes will be
transferred during multi-byte operations. The FWH
only supports single-byte writes. IMSIZE=0000b
11
This field is the least-significant nibble of the data byte.
This data is either the data to be programmed into the
flash memory or any valid flash command.
12
13
DATA
TAR0
YYYY
1111
IN
This field is the most-significant nibble of the data byte.
IN then Float
In this clock cycle, the master (Intel ICH) has driven the
then float bus to all ‘1’s and then floats the bus prior to
the next clock cycle. This is the first part of the bus
“turnaround cycle.”
14
TAR1
1111 (float)
Float then OUT The SST49LF00xA takes control of the bus during this
cycle. During the next clock cycle it will be driving the
“sync” data.
15
16
RSYNC
TAR0
0000
1111
OUT
The SST49LF00xA outputs the values 0000, indicat-
ing that it has received data or a flash command.
OUT then Float In this clock cycle, the SST49LF00xA has driven the
bus to all then float ‘1’s and then floats the bus prior to
the next clock cycle. This is the first part of the bus
“turnaround cycle.”
17
TAR1
1111 (float)
Float then IN
The master (Intel ICH) resumes control of the bus during
this cycle.
T2.4 504
1. Field contents are valid on the rising edge of the present clock cycle.
CLK
FWH4
STR
IDS
IMADDR
IMS
DATA
TAR
RSYNC
TAR
FWH[3:0]
504 ILL F60.1
FIGURE 2: WRITE WAVEFORMS
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
4
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
flash memory address range for the SST49LF003A/
Abort Mechanism
004A/008A and 4 boot sectors (16 KByte) for
SST49LF002A. WP# pin write protects the remaining
sectors in the flash memory.
If FWH4 is driven low for one or more clock cycles during a
FWH cycle, the cycle will be terminated and the device will
wait for the ABORT command. The host must drive the
FWH[3:0] with ‘1111b’ (ABORT command) to return the
device to ready mode. If abort occurs during the internal
write cycle, the data may be incorrectly programmed or
erased. It is required to wait for the Write operation to com-
plete prior to initiation of the abort command. It is recom-
mended to check the Write status with Data# Polling (DQ7)
or Toggle Bit (DQ6) pins. One other option is to wait for the
fixed write time to expire.
An active low signal at the TBL# pin prevents Program and
Erase operations of the top boot sectors. When TBL# pin is
held high, write protection of the top boot sectors is then
determined by the Boot Block Locking register. The WP#
pin serves the same function for the remaining sectors of
the device memory. The TBL# and WP# pins write protec-
tion functions operate independently of one another.
Both TBL# and WP# pins must be set to their required
protection states prior to starting a Program or Erase
operation. A logic level change occurring at the TBL# or
WP# pin during a Program or Erase operation could
cause unpredictable results. TBL# and WP# pins cannot
be left unconnected.
Response To Invalid Fields
During FWH operations, the FWH will not explicitly indicate
that it has received invalid field sequences. The response
to specific invalid fields or sequences is as follows:
TBL# is internally ORed with the top Boot Block Locking
register. When TBL# is low, the top Boot Block is hard-
ware write protected regardless of the state of the Write-
Lock bit for the Boot Block Locking register. Clearing the
Write-Protect bit in the register when TBL# is low will have
no functional effect, even though the register may indicate
that the block is no longer locked.
Address out of range: The FWH address sequence is
7 fields long (28 bits), but only the last five address fields
(20 bits) will be decoded by SST49LF00xA.
Address A22 has the special function of directing reads and
writes to the flash core (A22=1) or to the register space
(A22=0).
WP# is internally ORed with the Block Locking register.
When WP# is low, the blocks are hardware write pro-
tected regardless of the state of the Write-Lock bit for the
corresponding Block Locking registers. Clearing the
Write-Protect bit in any register when WP# is low will have
no functional effect, even though the register may indicate
that the block is no longer locked.
The SST49LF003A features are equivalent to the
SST49LF004A with 128 KByte less memory. For the
SST49LF003A, operations beyond the 3-Mbit bound-
ary (below 20000H) are not valid (see Device Memory
Map). Invalid address range locations will read as
00H.
Invalid IMSIZE field: If the FWH receives an invalid size
field during a Read or Write operation, the device will reset
and no operation will be attempted. The SST49LF00xA will
not generate any kind of response in this situation. Invalid-
size fields for a Read/Write cycle are anything but 0000b.
Reset
A VIL on INIT# or RST# pin initiates a device reset. INIT#
and RST# pins have the same function internally. It is
required to drive INIT# or RST# pins low during a system
reset to ensure proper CPU initialization.
Once valid START, IDSEL, and IMSIZE fields are received,
the SST49LF00xA always will respond to subsequent
inputs as if they were valid. As long as the states of device
FWH[3:0] and FWH4 are known, the response of the
SST49LF00xA to signals received during the FWH cycle
should be predictable. The SST49LF00xA will make no
attempt to check the validity of incoming flash operation
commands.
During a Read operation, driving INIT# or RST# pins low
deselects the device and places the output drivers,
FWH[3:0], in a high-impedance state. The reset signal
must be held low for a minimal duration of time TRSTP.
A
reset latency will occur if a reset procedure is performed
during a Program or Erase operation. See Table 18, Reset
Timing Parameters for more information. A device reset
during an active Program or Erase will abort the operation
and memory contents may become invalid due to data
being altered or corrupted from an incomplete Erase or
Program operation.
Device Memory Hardware Write Protection
The Top Boot Lock (TBL#) and Write Protect (WP#) pins
are provided for hardware write protection of device
memory in the SST49LF00xA. The TBL# pin is used to
write protect 16 boot sectors (64 KByte) at the highest
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
5
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Controller Hub documentation. Since there is no ID support
in PP Mode, to program multiple devices a stand-alone
PROM programmer is recommended.
Write Operation Status Detection
The SST49LF00xA device provides two software means to
detect the completion of a Write (Program or Erase) cycle,
in order to optimize the system write cycle time. The soft-
ware detection includes two status bits: Data# Polling
(DQ7) and Toggle Bit (DQ6). The End-of-Write detection
mode is incorporated into the FWH Read Cycle. The actual
completion of the nonvolatile write is asynchronous with the
system; therefore, either a Data# Polling or Toggle Bit read
may be simultaneous with the completion of the Write
cycle. If this occurs, the system may possibly get an errone-
ous result, i.e., valid data may appear to conflict with either
DQ7 or DQ6. In order to prevent spurious rejection, if an
erroneous result occurs, the software routine should
include a loop to read the accessed location an additional
two (2) times. If both reads are valid, then the device has
completed the Write cycle, otherwise the rejection is valid.
REGISTERS
There are three types of registers available on the
SST49LF00xA, the General Purpose Inputs Register,
Block Locking Registers and the JEDEC ID Registers.
These registers appear at their respective address location
in the 4 GByte system memory map. Unused register loca-
tions will read as 00H. Any attempt to read or write any reg-
isters during internal Write operation will be ignored.
General Purpose Inputs Register
The GPI_REG (General Purpose Inputs Register) passes
the state of FGPI[4:0] pins at power-up on the
SST49LF00xA. It is recommended that the FGPI[4:0] pins
are in the desired state before FWH4 is brought low for the
beginning of the bus cycle, and remain in that state until the
end of the cycle. There is no default value since this is a
pass-through register. The GPI register for the boot device
appears at FFBC0100H in the 4 GByte system memory
map, and will appear elsewhere if the device is not the boot
device. Register is not available for read when the device is
in Erase/Program operation. See Table 3 for the GPI_REG
bits and function.
Data# Polling (DQ7)
When the SST49LF00xA device is in the internal Program
operation, any attempt to read DQ7 will produce the com-
plement of the true data. Once the Program operation is
completed, DQ7 will produce true data. Note that even
though DQ7 may have valid data immediately following the
completion of an internal Write operation, the remaining
data outputs may still be invalid: valid data on the entire
data bus will appear in subsequent successive Read
cycles. During internal Erase operation, any attempt to
read DQ7 will produce a ‘0’. Once the internal Erase opera-
tion is completed, DQ7 will produce a ‘1’. Proper status will
not be given using Data# Polling if the address is in the
invalid range.
TABLE 3: GENERAL PURPOSE INPUTS REGISTER
Pin #
Bit
Function
32-PLCC
32-TSOP
7:5 Reserved
-
-
4
3
2
1
0
FGPI[4]
Reads status of general
purpose input pin
30
6
Toggle Bit (DQ6)
During the internal Program or Erase operation, any con-
secutive attempts to read DQ6 will produce alternating
‘0’s and ‘1’s, i.e., toggling between 0 and 1. When the
internal Program or Erase operation is completed, the
toggling will stop.
FGPI[3]
Reads status of general
purpose input pin
3
4
5
6
11
12
13
FGPI[2]
Reads status of general
purpose input pin
Multiple Device Selection
FGPI[1]
Reads status of general
purpose input pin
The four ID pins, ID[3:0], allow multiple devices to be
attached to the same bus by using different ID strapping in
a system. When the SST49LF00xA is used as a boot
device, ID[3:0] must be strapped as 0000, all subsequent
devices should use a sequential up-count strapping (i.e.
0001, 0010, 0011, etc.). The SST49LF00xA will compare
the strapping values, if there is a mismatch, the device will
ignore the remainder of the cycle and go into standby
mode. For further information regarding FWH device map-
ping and paging, please refer to the Intel 82801(ICH) I/O
FGPI[0]
Reads status of general
purpose input pin
14
T3.2 504
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
6
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Block Locking Registers
SST49LF00xA provides software controlled lock protection through a set of Block Locking registers. The Block
Locking Registers are read/write registers and it is accessible through standard addressable memory locations
specified in Table 4 and Table 5. Unused register locations will read as 00H.
TABLE 4: BLOCK LOCKING REGISTERS FOR SST49LF002A1
Protected Memory
Address Package
Memory Map
Register Address
Register
Block Size
T_BLOCK_LK
T_MINUS01_LK
16K
3FFFFH - 3C000H
FFBF8002H
FFBF0002H
16K
16K
16K
3BFFFH - 38000H
37FFFH - 34000H
33FFFH - 30000H
T_MINUS02_LK
T_MINUS03_LK
T_MINUS04_LK
T_MINUS05_LK
T_MINUS06_LK
T_MINUS07_LK
16K
16K
2FFFFH - 2C000H
2BFFFH - 28000H
FFBE8002H
FFBE0002H
FFBD8002H
FFBD0002H
FFBC8002H
FFBC0002H
16K
16K
27FFFH - 24000H
23FFFH - 20000H
16K
16K
1FFFFH - 1C000H
1BFFFH - 18000H
16K
16K
17FFFH - 14000H
13FFFH - 10000H
16K
16K
0FFFFH - 0C000H
0BFFFH - 08000H
16K
16K
07FFFH - 04000H
03FFFH - 00000H
T4.1 504
1. Default value at power up is 01H
TABLE 5: BLOCK LOCKING REGISTERS FOR SST49LF003A/004A/008A1
Protected Memory Address Range
Block
Memory Map
Register
Size
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
64K
SST49LF003A
SST49LF004A
SST49LF008A
Register Address
FFBF0002H
FFBE0002H
FFBD0002H
FFBC0002H
FFBB0002H
FFBA0002H
FFB90002H
FFB80002H
FFB70002H
FFB60002H
FFB50002H
FFB40002H
FFB30002H
FFB20002H
FFB10002H
T_BLOCK_LK
07FFFFH - 070000H 07FFFFH - 070000H 0FFFFFH - 0F0000H
06FFFFH - 060000H 06FFFFH - 060000H 0EFFFFH - 0E0000H
05FFFFH - 050000H 05FFFFH - 050000H 0DFFFFH - 0D0000H
04FFFFH - 040000H 04FFFFH - 040000H 0CFFFFH - 0C0000H
03FFFFH - 030000H 03FFFFH - 030000H 0BFFFFH - 0B0000H
02FFFFH - 020000H 02FFFFH - 020000H 0AFFFFH - 0A0000H
01FFFFH - 010000H 09FFFFH - 090000H
00FFFFH - 000000H 08FFFFH - 080000H
07FFFFH - 070000H
T_MINUS01_LK
T_MINUS02_LK
T_MINUS03_LK
T_MINUS04_LK
T_MINUS05_LK
T_MINUS06_LK
T_MINUS07_LK
T_MINUS08_LK
T_MINUS09_LK
T_MINUS10_LK
T_MINUS11_LK
T_MINUS12_LK
T_MINUS13_LK
T_MINUS14_LK
T_MINUS15_LK
06FFFFH - 060000H
05FFFFH - 050000H
04FFFFH - 040000H
03FFFFH - 030000H
02FFFFH - 020000H
01FFFFH -010000H
00FFFFH - 000000H
FFB00002H
T5.2 504
1. Default value at power up is 01H
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
7
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
TABLE 6: BLOCK LOCKING REGISTER BITS
Reserved Bit [7..2]
000000
Lock-Down Bit [1]
Write-Lock Bit [0]
Lock Status
0
0
1
1
0
1
0
1
Full Access
000000
Write Locked (Default State at Power-Up)
Locked Open (Full Access Locked Down)
000000
000000
Write Locked Down
T6.3 504
Write Lock
PARALLEL PROGRAMMING MODE
Device Operation
The Write-Lock bit, bit 0, controls the lock state described in
Table 6. The default Write status of all blocks after power-
up is write locked. When bit 0 of the Block Locking register
is set, Program and Erase operations for the corresponding
block are prevented. Clearing the Write-Lock bit will unpro-
tect the block. The Write-Lock bit must be cleared prior to
starting a Program or Erase operation since it is sampled at
the beginning of the operation.
Commands are used to initiate the memory operation func-
tions of the device. The data portion of the software com-
mand sequence is latched on the rising edge of WE#.
During the software command sequence the row address
is latched on the falling edge of R/C# and the column
address is latched on the rising edge of R/C#.
The Write-Lock bit functions in conjunction with the hard-
ware Write Lock pin TBL# for the top Boot Block. When
TBL# is low, it overrides the software locking scheme. The
top Boot Block Locking register does not indicate the state
of the TBL# pin.
Read
The Read operation of the SST49LF00xA device is con-
trolled by OE#. OE# is the output control and is used to
gate data from the output pins. Refer to the Read cycle
timing diagram, Figure 14, for further details.
The Write-Lock bit functions in conjunction with the hard-
ware WP# pin for blocks 0 to 6. When WP# is low, it over-
rides the software locking scheme. The Block Locking
register does not indicate the state of the WP# pin.
Reset
A VIL on RST# pin initiates a device reset.
Lock Down
Byte-Program Operation
The Lock-Down bit, bit 1, controls the Block Locking regis-
ter as described in Table 6. When in the FWH interface
mode, the default Lock Down status of all blocks upon
power-up is not locked down. Once the Lock-Down bit is
set, any future attempted changes to that Block Locking
register will be ignored. The Lock-Down bit is only cleared
upon a device reset with RST# or INIT# or power down.
Current Lock Down status of a particular block can be
determined by reading the corresponding Lock-Down bit.
Once a block’s Lock-Down bit is set, the Write-Lock bits for
that block can no longer be modified, and the block is
locked down in its current state of write accessibility.
The SST49LF00xA device is programmed on a byte-by-
byte basis. Before programming, one must ensure that the
sector, in which the byte which is being programmed exists,
is fully erased. The Byte-Program operation is initiated by
executing a four-byte command load sequence for Soft-
ware Data Protection with address (BA) and data in the last
byte sequence. During the Byte-Program operation, the
row address (A10-A0) is latched on the falling edge of R/C#
and the column Address (A21-A11) is latched on the rising
edge of R/C#. The data bus is latched in the rising edge of
WE#. The Program operation, once initiated, will be com-
pleted, within 20 µs. See Figure 15 for Program operation
timing diagram, Figure 18 for timing waveforms, and Figure
26 for its flowchart. During the Program operation, the only
valid reads are Data# Polling and Toggle Bit. During the
internal Program operation, the host is free to perform addi-
tional tasks. Any commands written during the internal Pro-
gram operation will be ignored.
JEDEC ID Registers
The JEDEC ID registers for the boot device appear at
FFBC0000H and FFBC0001H in the 4 GByte system
memory map, and will appear elsewhere if the device is not
the boot device. Register is not available for read when the
device is in Erase/Program operation. Unused register
location will read as 00H. Refer to the relevant application
note for details. See Table 7 for the device ID code.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
8
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Sector-Erase Operation
Write Operation Status Detection
The Sector-Erase operation allows the system to erase the
device on a sector-by-sector basis. The sector architecture
is based on uniform sector size of 4 KByte. The Sector-
Erase operation is initiated by executing a six-byte com-
mand load sequence for Software Data Protection with
Sector-Erase command (30H) and sector address (SA) in
the last bus cycle. The internal Erase operation begins after
the sixth WE# pulse. The End-of-Erase can be determined
using either Data# Polling or Toggle Bit methods. See Fig-
ure 19 for Sector-Erase timing waveforms. Any commands
written during the Sector-Erase operation will be ignored.
The SST49LF00xA device provides two software means
to detect the completion of a Write (Program or Erase)
cycle, in order to optimize the system write cycle time. The
software detection includes two status bits: Data# Polling
(DQ7) and Toggle Bit (DQ6). The End-of-Write detection
mode is enabled after the rising edge of WE# which ini-
tiates the internal Program or Erase operation.
The actual completion of the nonvolatile write is asynchro-
nous with the system; therefore, either a Data# Polling or Tog-
gle Bit read may be simultaneous with the completion of the
Write cycle. If this occurs, the system may possibly get an
erroneous result, i.e., valid data may appear to conflict with
either DQ7 or DQ6. In order to prevent spurious rejection, if an
erroneous result occurs, the software routine should include a
loop to read the accessed location an additional two (2) times.
If both reads are valid, then the device has completed the
Write cycle, otherwise the rejection is valid.
Block-Erase Operation
The Block-Erase Operation allows the system to erase
the device in 64 KByte uniform block size for the
SST49LF003A/SST49LF004A/SST49LF008A and 16
KByte uniform block size for the SST49LF002A. The
Block-Erase operation is initiated by executing a six-byte
command load sequence for Software Data Protection
with Block-Erase command (50H) and block address.
The internal Block-Erase operation begins after the sixth
WE# pulse. The End-of-Erase can be determined using
either Data# Polling or Toggle Bit methods. See Figure
20 for timing waveforms. Any commands written during
the Block-Erase operation will be ignored.
Data# Polling (DQ7)
When the SST49LF00xA device is in the internal Program
operation, any attempt to read DQ7 will produce the com-
plement of the true data. Once the Program operation is
completed, DQ7 will produce true data. Note that even
though DQ7 may have valid data immediately following the
completion of an internal Write operation, the remaining
data outputs may still be invalid: valid data on the entire
data bus will appear in subsequent successive Read
cycles after an interval of 1 µs. During internal Erase opera-
tion, any attempt to read DQ7 will produce a ‘0’. Once the
internal Erase operation is completed, DQ7 will produce a
‘1’. The Data# Polling is valid after the rising edge of fourth
WE# pulse for Program operation. For Sector- or Chip-
Erase, the Data# Polling is valid after the rising edge of
sixth WE# pulse. See Figure 16 for Data# Polling timing
diagram and Figure 27 for a flowchart. Proper status will
not be given using Data# Polling if the address is in the
invalid range.
Chip-Erase
The SST49LF00xA device provides a Chip-Erase opera-
tion only in PP Mode, which allows the user to erase the
entire memory array to the ‘1’s state. This is useful when
the entire device must be quickly erased.
The Chip-Erase operation is initiated by executing a six-
byte Software Data Protection command sequence with
Chip-Erase command (10H) with address 5555H in the last
byte sequence. The internal Erase operation begins with
the rising edge of the sixth WE#. During the internal Erase
operation, the only valid read is Toggle Bit or Data# Polling.
See Table 10 for the command sequence, Figure 21 for
timing diagram, and Figure 29 for the flowchart. Any com-
mands written during the Chip-Erase operation will be
ignored.
Toggle Bit (DQ6)
During the internal Program or Erase operation, any con-
secutive attempts to read DQ6 will produce alternating ‘0’s
and ‘1’s, i.e., toggling between 0 and 1. When the internal
Program or Erase operation is completed, the toggling will
stop. The device is then ready for the next operation. The
Toggle Bit is valid after the rising edge of fourth WE# pulse
for Program operation. For Sector-, Block- or Chip-Erase,
the Toggle Bit is valid after the rising edge of sixth WE#
pulse. See Figure 17 for Toggle Bit timing diagram and Fig-
ure 27 for a flowchart.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
9
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Data Protection
Product Identification
The SST49LF00xA device provides both hardware and
software features to protect nonvolatile data from inadvert-
ent writes.
The product identification mode identifies the device as the
SST49LF00xA and manufacturer as SST.
TABLE 7: PRODUCT IDENTIFICATION
Hardware Data Protection
JEDEC ID
Address
Location
Noise/Glitch Protection: A WE# pulse of less than 5 ns will
not initiate a Write cycle.
Byte
Data
Manufacturer’s ID
Device ID
0000H
BFH
FFBC0000H
VDD Power Up/Down Detection: The Write operation is
inhibited when VDD is less than 1.5V.
SST49LF002A
SST49LF003A
SST49LF004A
SST49LF008A
0001H
0001H
0001H
0001H
57H
1BH
60H
5AH
FFBC0001H
FFBC0001H
FFBC0001H
Write Inhibit Mode: Forcing OE# low, WE# high will inhibit
the Write operation. This prevents inadvertent writes during
power-up or power-down.
FFBC0001H
T7.5 504
Software Data Protection (SDP)
The SST49LF00xA provides the JEDEC approved Soft-
ware Data Protection scheme for all data alteration opera-
tion, i.e., program and erase. Any Program operation
requires the inclusion of a series of three byte sequence.
The three byte-load sequence is used to initiate the Pro-
gram operation, providing optimal protection from inadvert-
ent Write operations, e.g., during the system power-up or
power-down. Any Erase operation requires the inclusion of
six byte load sequence. The SST49LF00xA device is
shipped with the Software Data Protection permanently
enabled. See Table 10 for the specific software command
codes. During SDP command sequence, invalid com-
Design Considerations
SST recommends a high frequency 0.1 µF ceramic capacitor
to be placed as close as possible between VDD and VSS less
than 1 cm away from the VDD pin of the device. Additionally, a
low frequency 4.7 µF electrolytic capacitor from VDD to VSS
should be placed within 1 cm of the VDD pin. If you use a
socket for programming purposes add an additional 1-10 µF
next to each socket.
The RST# pin must remain stable at VIH for the entire dura-
tion of an Erase operation. WP# must remain stable at VIH for
the entire duration of the Erase and Program operations for
non-Boot Block sectors. To write data to the top Boot Block
sectors, the TBL# pin must also remain stable at VIH for the
entire duration of the Erase and Program operations.
mands will abort the device to read mode, within TRC
.
Electrical Specifications
The AC and DC specifications for the FWH Interface sig-
nals (FWH[3:0], CLK, FWH4, and RST#) as defined in
Section 4.2.2 of the PCI Local Bus Specification, Rev. 2.1.
Refer to Table 11 for the DC voltage and current specifica-
tions. Refer to the tables on pages 20 through 24 for the AC
timing specifications for Clock, Read/Write, and Reset
operations.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
10
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
System Memory
(Top 4 MByte)
FFFFFFFFH
SST49LF002A
(2 Mbit)
SST49LF003A
(3 Mbit)
SST49LF004A
(4 Mbit)
FFFC0000H
SST49LF008A
(8 Mbit)
FFFA0000H
FFF80000H
FFF00000H
Range for
Additional FWH Devices
FFC00000H
504 ILL B1A.3
BOOT-CONFIGURATION SYSTEM MEMORY MAP
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
11
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
FUNCTIONAL BLOCK DIAGRAM
TBL#
WP#
INIT#
SuperFlash
Memory
X-Decoder
FWH[3:0]
CLK
FWH
Interface
Address Buffers & Latches
FWH4
ID[3:0]
Y-Decoder
FGPI[4:0]
R/C#
I/O Buffers and Data Latches
Control Logic
A[10:0]
DQ[7:0]
Programmer
Interface
OE#
WE#
IC
RST#
504 ILL B1.2
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
12
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
3FFFFH
Block 15
Block 14
Block 13
Block 12
Block 11
Block 10
Block 9
TBL#
Boot Block
3C000H
3BFFFH
38000H
37FFFH
34000H
33FFFH
30000H
2FFFFH
2C000H
2BFFFH
28000H
27FFFH
24000H
23FFFH
Block 8
Block 7
Block 6
Block 5
Block 4
Block 3
Block 2
Block 1
WP# for
Block 0~14
20000H
1FFFFH
1C000H
1BFFFH
18000H
17FFFH
14000H
13FFFH
10000H
0FFFFH
0C000H
0BFFFH
08000H
07FFFH
04000H
03FFFH
300000
02FFFH
02000H
01FFFH
01000H
00FFFH
00000H
4 KByte Sector 3
4 KByte Sector 2
4 KByte Sector 1
4 KByte Sector 0
Block 0
(16 KByte)
504 ILL F52.7
FIGURE 3: DEVICE MEMORY MAP FOR SST49LF002A
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
13
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
7FFFFH
Boot Block
Block 7
TBL#
70000H
6FFFFH
Block 6
60000H
5FFFFH
Block 5
50000H
4FFFFH
Block 4
40000H
3FFFFH
WP# for
Block 2~6
Block 3
30000H
2F000H
4 KByte Sector 47
Block 2
22000H
21000H
20000H
1FFFFH
4 KByte Sector 34
4 KByte Sector 33
4 KByte Sector 32
Invalid Range
*Block 1
10000H
0FFFFH
*Block 0
(64 KByte)
Invalid Range
00000H
504 ILL F56.1
* operations to shaded area are not valid.
FIGURE 4: DEVICE MEMORY MAP FOR SST49LF003A
7FFFFH
Boot Block
Block 7
Block 6
Block 5
Block 4
Block 3
Block 2
Block 1
TBL#
70000H
6FFFFH
60000H
5FFFFH
50000H
4FFFFH
40000H
3FFFFH
WP# for
Block 0~6
30000H
2FFFFH
20000H
1FFFFH
10000H
0F000H
Block 0
(64 KByte) 02000H
01000H
4 KByte Sector 2
4 KByte Sector 1
4 KByte Sector 0
00000H
504 ILL F45.5
FIGURE 5: DEVICE MEMORY MAP FOR SST49LF004A
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
14
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
0FFFFFH
Block 15
Block 14
Block 13
Block 12
Block 11
Block 10
Block 9
TBL#
Boot Block
0F0000H
0EFFFFH
0E0000H
0DFFFFH
0D0000H
0CFFFFH
0C0000H
0BFFFFH
0B0000H
0AFFFFH
0A0000H
09FFFFH
090000H
08FFFFH
Block 8
Block 7
Block 6
Block 5
Block 4
Block 3
Block 2
Block 1
WP# for
Block 0~14
080000H
07FFFFH
070000H
06FFFFH
060000H
05FFFFH
050000H
04FFFFH
040000H
03FFFFH
030000H
02FFFFH
020000H
01FFFFH
010000H
00FFFFH
4 KByte Sector 15
Block 0
(64 KByte)
4 KByte Sector 2
4 KByte Sector 1
4 KByte Sector 0
002000H
001000H
000000H
504 ILL F57.0
FIGURE 6: DEVICE MEMORY MAP FOR SST49LF008A
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
15
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
NC
NC
NC
)
1
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE# (INIT#)
2
WE# (FWH4)
3
V
(V )
DD DD
V
(V
4
DQ7 (RES)
DQ6 (RES)
DQ5 (RES)
DQ4 (RES)
DQ3 (FWH3)
SS SS
IC (IC)
5
Standard Pinout
Top View
A10 (FGPI4)
R/C# (CLK)
6
7
V
(V
)
8
DD DD
NC
9
V
(V )
SS SS
Die Up
RST# (RST#)
A9 (FGPI3)
A8 (FGPI2)
A7 (FGPI1)
A6 (FGPI0)
A5 (WP#)
10
11
12
13
14
15
16
DQ2 (FWH2)
DQ1 (FWH1)
DQ0 (FWH0)
A0 (ID0)
A1 (ID1)
A2 (ID2)
A4 (TBL#)
A3 (ID3)
504 ILL F01.4
( ) Designates FWH Mode
FIGURE 7: PIN ASSIGNMENTS FOR 32-LEAD TSOP (8MM X 14MM)
4
3
2
1
32 31 30
29
5
A7(FGPI1)
A6 (FGPI0)
A5 (WP#)
A4 (TBL#)
A3 (ID3)
IC (IC)
6
28
27
26
25
24
23
22
21
V
(V
SS SS
)
)
7
NC
NC
V
8
32-lead PLCC
Top View
9
(V
DD DD
10
11
12
13
A2 (ID2)
OE# (INIT#)
A1 (ID1)
WE# (FWH4)
NC
A0 (ID0)
DQ7 (RES)
DQ0 (FWH0)
14 15 16 17 18 19 20
504 ILL F02.3
( ) Designates FWH Mode
FIGURE 8: PIN ASSIGNMENTS FOR 32-LEAD PLCC
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
16
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
TABLE 8: PIN DESCRIPTION
Interface
Symbol
Pin Name
Type1 PP FWH Functions
A10-A0
Address
I
X
Inputs for low-order addresses during Read and Write operations.
Addresses are internally latched during a Write cycle. For the pro-
gramming interface, these addresses are latched by R/C# and share
the same pins as the high-order address inputs.
DQ7-DQ0 Data
I/O
X
To output data during Read cycles and receive input data during
Write cycles. Data is internally latched during a Write cycle. The out-
puts are in tri-state when OE# is high.
OE#
WE#
IC
Output Enable
I
I
I
X
X
X
To gate the data output buffers
To control the Write operations
Write Enable
Interface
Configuration Pin
X
This pin determines which interface is operational. When held high,
programmer mode is enabled and when held low, FWH mode is
enabled. This pin must be setup at power-up or before return from
reset and not change during device operation. This pin is internally
pulled- down with a resistor between 20-100 KΩ.
INIT#
Initialize
I
I
X
X
This is the second reset pin for in-system use. This pin is internally
combined with the RST# pin; If this pin or RST# pin is driven low,
identical operation is exhibited.
ID[3:0]
Identification Inputs
These four pins are part of the mechanism that allows multiple parts
to be attached to the same bus. The strapping of these pins is used
to identify the component.The boot device must have ID[3:0]=0000
and it is recommended that all subsequent devices should use
sequential up-count strapping. These pins are internally pulled-down
with a resistor between 20-100 KΩ.
FGPI[4:0] General Purpose Inputs
I
I
X
These individual inputs can be used for additional board flexibility.
The state of these pins can be read through GPI_REG register.
These inputs should be at their desired state before the start of the
PCI clock cycle during which the read is attempted, and should
remain in place until the end of the Read cycle. Unused GPI pins
must not be floated.
TBL#
Top Block Lock
X
When low, prevents programming to the Boot Block sectors at top of
memory. When TBL# is high it disables hardware write protection for
the top block sectors. This pin cannot be left unconnected.
FWH[3:0] FWH I/Os
I/O
X
X
X
X
X
I/O Communications
CLK
Clock
I
I
I
I
To provide a clock input to the control unit
Input Communications
FWH4
RST#
WP#
FWH Input
Reset
X
X
To reset the operation of the device
Write Protect
When low, prevents programming to all but the highest addressable
blocks. When WP# is high it disables hardware write protection for
these blocks. This pin cannot be left unconnected.
R/C#
Row/Column Select
I
Select For the Programming interface, this pin determines whether
the address pins are pointing to the row addresses, or to the column
addresses.
RES
VDD
VSS
NC
Reserved
X
X
X
X
These pins must be left unconnected.
Power Supply
Ground
I
I
I
X
X
X
To provide power supply (3.0-3.6V)
Circuit ground (OV reference) Every VSS pin must be grounded.
No Connection
Unconnected pins
T8.3 504
1. I = Input, O = Output
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
17
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
TABLE 9: OPERATION MODES SELECTION (PP MODE)
Mode
Read
RST#
VIH
OE#
VIL
WE#
VIH
VIL
DQ
DOUT
DIN
X1
Address
AIN
Program
Erase
VIH
VIH
VIH
AIN
VIH
VIL
Sector or Block address,
XXH for Chip-Erase
Reset
VIL
X
X
X
High Z
X
Write Inhibit
VIH
X
VIL
VIH
High Z/DOUT
High Z/DOUT
X
X
Product Identification
VIH
VIL
VIH
Manufacturer’s ID (BFH) A18-A1=VIL, A0=VIL
Device ID2
A18-A1=VIL, A0=VIH
T9.4 504
1. X can be VIL or VIH, but no other value.
2. Device ID 57H for SST49LF002A, 1BH for SST49LF003A, 60H for SST49LF004A, and 5AH for SST49LF008A
TABLE 10: SOFTWARE COMMAND SEQUENCE
1st1
2nd1
3rd1
4th1
5th1
6th1
Command Sequence
Write Cycle
Write Cycle
Write Cycle
Write Cycle
Write Cycle
Write Cycle
Addr2 Data
Addr2 Data Addr2 Data Addr2 Data Addr2
Data Addr2 Data
Byte-Program
Sector-Erase
5555H AAH 2AAAH 55H 5555H A0H Data
BA3
4
5555H AAH 2AAAH 55H 5555H 80H 5555H AAH 2AAAH 55H
5555H AAH 2AAAH 55H 5555H 80H 5555H AAH 2AAAH 55H
SAX
BAX
30H
50H
5
Block-Erase
Chip-Erase6
5555H AAH 2AAAH 55H 5555H 80H 5555H AAH 2AAAH 55H 5555H 10H
5555H AAH 2AAAH 55H 5555H 90H
Software ID Entry7,8
Software ID Exit9
Software ID Exit9
XXH
F0H
5555H AAH 2AAAH 55H 5555H F0H
T10.5 504
1. FWH Mode uses consecutive Write cycles to complete a command sequence; PP Mode uses consecutive bus cycles to complete a
command sequence.
2. Address format A14-A0 (Hex), Addresses A15-A21 can be VIL or VIH, but no other value, for the Command sequence in PP Mode.
3. BA = Program Byte address
4. SAX for Sector-Erase Address
5. BAX for Block-Erase Address
6. Chip-Erase is supported in PP Mode only
7. SST Manufacturer’s ID = BFH, is read with A0=0,
With A17-A1 = 0; 49LF002A Device ID = 57H, is read with A0 = 1.
With A18-A = 0; 49LF003A Device ID = 1BH, is read with A0 = 1.
With A18-A1 = 0; 49LF004A Device ID = 60H, is read with A0 = 1.
With A19-A1 = 0; 49LF008A Device ID = 5AH, is read with A0 = 1.
8. The device does not remain in Software Product ID mode if powered down.
9. Both Software ID Exit operations are equivalent
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
18
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum
Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation
of the device at these conditions or conditions greater than those defined in the operational sections of this data
sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)
Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55°C to +125°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VDD+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -2.0V to VDD+2.0V
Package Power Dissipation Capability (Ta=25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W
Surface Mount Lead Soldering Temperature (3 Seconds). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 240°C
Output Short Circuit Current2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
1. Do not violate processor or chipset limitations on the INIT# pin.
2. Outputs shorted for no more than one second. No more than one output shorted at a time. This note applies to non-PCI outputs.
1
OPERATING RANGE
AC CONDITIONS OF TEST
Range
Ambient Temp
VDD
Input Rise/Fall Time . . . . . . . . . . . . . . . 3 ns
Output Load . . . . . . . . . . . . . . . . . . . . . CL = 30 pF
See Figures 24 and 25
Commercial
0°C to +85°C
3.0-3.6V
1. FWH interface signals use PCI load test conditions
TABLE 11: DC OPERATING CHARACTERISTICS (ALL INTERFACE)
Limits
Symbol Parameter
IDD Power Supply Current
Min
Max
Units
Test Conditions
Address input=VIL/VIH, at F=1/TRC Min,
VDD=VDD Max (PP Mode)
Read
Write
12
24
mA
mA
µA
OE#=VIH, WE#=VIH
OE#=VIH, WE#=VIL, VDD=VDD Max (PP Mode)
ISB
IRY
II
Standby VDD Current
(FWH Interface)
100
FWH4=0.9VDD, f=33 MHz VDD=VDD Max, All
other inputs ≥ 0.9 VDD or ≤ 0.1 VDD
1
Ready Mode VDD Current
(FWH Interface)
10
mA
µA
FWH4=VIL, f=33 MHz VDD=VDD Max All other
inputs ≥ 0.9 VDD or ≤ 0.1 VDD
Input Current for IC,
ID [3:0] pins
200
VIN=GND to VDD, VDD=VDD Max
ILI
Input Leakage Current
Output Leakage Current
INIT# Input High Voltage
INIT# Input Low Voltage
Input Low Voltage
1
1
µA
µA
V
VIN=GND to VDD, VDD=VDD Max
VOUT=GND to VDD, VDD=VDD Max
VDD=VDD Max
ILO
2
VIHI
1.0
-0.5
-0.5
VDD+0.5
0.4
2
VILI
VIL
V
VDD=VDD Min
0.3 VDD
V
VDD=VDD Min
VIH
VOL
Input High Voltage
0.5 VDD VDD+0.5
0.1 VDD
V
VDD=VDD Max
Output Low Voltage
Output High Voltage
V
IOL=1500µA, VDD=VDD Min
IOH=-500 µA, VDD=VDD Min
VOH
0.9 VDD
V
T11.8 504
1. The device is in Ready Mode when no activity is on the FWH bus.
2. Do not violate processor or chipset specification regarding INIT# voltage.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
19
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
TABLE 12: RECOMMENDED SYSTEM POWER-UP TIMINGS
Symbol
Parameter
Minimum
100
Units
µs
1
TPU-READ
Power-up to Read Operation
Power-up to Write Operation
1
TPU-WRITE
100
µs
T12.2 504
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter
TABLE 13: PIN IMPEDANCE (VDD=3.3V, Ta=25 °C, f=1 Mhz, other pins open)
Parameter
Description
Test Condition
VI/O = 0V
Maximum
12 pF
1
CI/O
I/O Pin Capacitance
Input Capacitance
Pin Inductance
1
CIN
VIN = 0V
12 pF
2
LPIN
20 nH
T13.4 504
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. Refer to PCI spec.
TABLE 14: RELIABILITY CHARACTERISTICS
Minimum
Symbol
Parameter
Endurance
Data Retention
Latch Up
Specification
Units
Cycles
Years
mA
Test Method
1
NEND
10,000
JEDEC Standard A117
JEDEC Standard A103
1
TDR
100
1
ILTH
100 + IDD
JEDEC Standard 78
T14.3 504
1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
TABLE 15: CLOCK TIMING PARAMETERS
Symbol
TCYC
THIGH
TLOW
-
Parameter
Min
30
11
11
1
Max
Units
ns
CLK Cycle Time
CLK High Time
ns
CLK Low Time
ns
CLK Slew Rate (peak-to-peak)
RST# or INIT# Slew Rate
4
V/ns
mV/ns
-
50
T15.1 504
T
cyc
T
high
0.6 V
DD
T
low
0.5 V
DD
0.4 V
(minimum)
p-to-p
DD
0.4 V
DD
0.3 V
DD
0.2 V
DD
504 ILL F27.0
FIGURE 9: CLK WAVEFORM
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
20
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
AC CHARACTERISTICS (FWH MODE)
TABLE 16: READ/WRITE CYCLE TIMING PARAMETERS (FWH MODE), VDD =3.0-3.6V
Symbol
TCYC
TSU
Parameter
Min
30
7
Max
Units
ns
Clock Cycle Time
Data Set Up Time to Clock Rising
Clock Rising to Data Hold Time
Clock Rising to Data Valid
Byte Programming Time
Sector-Erase Time
ns
TDH
0
ns
1
TVAL
2
11
20
ns
TBP
µs
TSE
25
ms
ms
ms
ns
TBE
Block-Erase Time
25
TSCE
TON
TOFF
Chip-Erase Time
100
Clock Rising to Active (Float to Active Delay)
Clock Rising to Inactive (Active to Float Delay)
2
28
ns
T16.3 504
1. Minimum and maximum times have different loads. See PCI spec.
TABLE 17: AC INPUT/OUTPUT SPECIFICATIONS (FWH MODE)
Symbol
IOH(AC)
Parameter
Min
Max
Units
Conditions
Switching Current High
-12 VDD
-17.1(VDD-VOUT
mA
mA
0 < VOUT ≤ 0.3VDD
0.3VDD < VOUT < 0.9VDD
0.7VDD < VOUT <VDD
)
Equation C1
-32 VDD
(Test Point)
mA
VOUT=0.7VDD
IOL(AC)
Switching Current Low
16 VDD
26.7 VOUT
Equation D1
mA
mA
VDD >VOUT ≥0.6VDD
0.6VDD > VOUT > 0.1VDD
0.18VDD > VOUT > 0
(Test Point)
38 VDD
mA
mA
VOUT=0.18VDD
ICL
Low Clamp Current
High Clamp Current
Output Rise Slew Rate
Output Fall Slew Rate
-25+(VIN+1)/0.015
-3 < VIN ≤ -1
ICH
25+(VIN-VDD-1)/0.015
mA
VDD+4 > VIN ≤ VDD+1
0.2VDD-0.6VDD load
0.6VDD-0.2VDD load
slewr2
slewf2
1
1
4
4
V/ns
V/ns
T17.3 504
1. See PCI spec.
2. PCI specification output load is used.
TABLE 18: RESET TIMING PARAMETERS, VDD =3.0-3.6V (FWH MODE)
Symbol
TPRST
Parameter
Min
1
Max
Units
VDD stable to Reset Low
ms
µs
ns
ns
µs
µs
TKRST
TRSTP
TRSTF
Clock Stable to Reset Low
RST# Pulse Width
100
100
RST# Low to Output Float
RST# High to FWH4 Low
RST# Low to reset during Sector-/Block-Erase or Program
48
10
1
TRST
1
TRSTE
T18.5 504
1. There will be a latency of TRSTE if a reset procedure is performed during a Program or Erase operation.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
21
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
V
T
DD
PRST
CLK
T
KRST
T
RSTP
RST#/INIT#
Sector-/Block-Erase
T
RSTE
or Program operation
aborted
T
RST
T
RSTF
FWH[3:0]
FWH4
504 ILL F51.1
FIGURE 10: RESET TIMING DIAGRAM
V
V
TH
TL
CLK
V
TEST
T
VAL
FWH [3:0]
(Valid Output Data)
FWH [3:0]
(Float Output Data)
T
ON
T
OFF
504 ILL F49.1
FIGURE 11: OUTPUT TIMING PARAMETERS
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
22
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
V
V
TH
V
TEST
CLK
TL
T
SU
T
DH
FWH [3:0]
Inputs
V
MAX
(Valid Input Data)
Valid
504 ILL F50.1
FIGURE 12: INPUT TIMING PARAMETERS
TABLE 19: INTERFACE MEASUREMENT CONDITION PARAMETERS
Symbol
Value
Units
1
VTH
0.6 VDD
0.2 VDD
0.4 VDD
0.4 VDD
1 V/ns
V
V
V
V
1
VTL
VTEST
1
VMAX
Input Signal Edge Rate
T19.3 504
1. The input test environment is done with 0.1 VDD of overdrive over VIH and VIL. Timing parameters must be met with no more
overdrive than this. VMAX specified the maximum peak-to-peak waveform allowed for measuring input timing. Production testing
may use different voltage values, but must correlate results back to these parameters.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
23
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
AC CHARACTERISTICS (PP MODE)
TABLE 20: READ CYCLE TIMING PARAMETERS VDD =3.0-3.6V (PP MODE)
Symbol
TRC
Parameter
Min
270
1
Max
Units
ns
Read Cycle Time
TRST
TAS
RST# High to Row Address Setup
R/C# Address Set-up Time
R/C# Address Hold Time
Address Access Time
µs
45
ns
TAH
45
ns
TAA
120
60
ns
TOE
Output Enable Access Time
OE# Low to Active Output
OE# High to High-Z Output
Output Hold from Address Change
ns
TOLZ
TOHZ
TOH
0
0
ns
35
ns
ns
T20.2 504
TABLE 21: PROGRAM/ERASE CYCLE TIMING PARAMETERS VDD =3.0-3.6V (PP MODE)
Symbol
TRST
TAS
Parameter
Min
1
Max
Units
µs
RST# High to Row Address Setup
R/C# Address Setup Time
R/C# Address Hold Time
R/C# to Write Enable High Time
OE# High Setup Time
OE# High Hold Time
OE# to Data# Polling Delay
OE# to Toggle Bit Delay
WE# Pulse Width
50
50
50
20
20
ns
TAH
ns
TCWH
TOES
TOEH
TOEP
TOET
TWP
ns
ns
ns
40
40
ns
ns
100
100
50
ns
TWPH
TDS
WE# Pulse Width High
Data Setup Time
ns
ns
TDH
Data Hold Time
5
ns
TIDA
TBP
Software ID Access and Exit Time
Byte Programming Time
Sector-Erase Time
150
20
ns
µs
TSE
25
ms
ms
ms
TBE
Block-Erase Time
25
TSCE
Chip-Erase Time
100
T21.2 504
TABLE 22: RESET TIMING PARAMETERS, VDD =3.0-3.6V (PP MODE)
Symbol
TPRST
TRSTP
TRSTF
Parameter
Min
1
Max
Units
ms
ns
VDD stable to Reset Low
RST# Pulse Width
100
RST# Low to Output Float
48
ns
1
TRST
RST# High to Row Address Setup
RST# Low to reset during Sector-/Block-Erase or Program
RST# Low to reset during Chip-Erase
1
µs
TRSTE
TRSTC
10
50
µs
µs
T22.1 504
1. There will be a reset latency of TRSTE or TRSTC if a reset procedure is performed during a Program or Erase operation.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
24
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
V
T
DD
PRST
Addresses
R/C#
Row Address
T
RSTP
T
RST#
Sector-/Block-Erase
or Program operation
aborted
RSTE
T
Chip-Erase
aborted
RSTC
T
RST
T
RSTF
DQ
7-0
504 ILL F58.0
FIGURE 13: RESET TIMING DIAGRAM
T
RSTP
RST#
T
RST
T
RC
Row Address Column Address
Row Address
Column Address
Addresses
T
T
T
T
AH
AS
AH
AS
R/C#
V
IH
WE#
OE#
T
AA
T
OH
T
T
OHZ
OE
T
OLZ
High-Z
High-Z
Data Valid
DQ
7-0
504 ILL F28.2
FIGURE 14: READ CYCLE TIMING DIAGRAM (PP MODE)
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
25
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
T
RSTP
T
RST
RST#
Row Address
Column Address
Addresses
T
T
T
T
AS
AH
AS
AH
R/C#
OE#
WE#
T
T
T
CWH
OEH
T
OES
T
WP
WPH
T
DH
T
DS
Data Valid
DQ
7-0
504 ILL F29.1
FIGURE 15: WRITE CYCLE TIMING DIAGRAM (PP MODE)
Row
Column
Addresses
R/C#
WE#
OE#
T
OEP
DQ
7
D
D#
D#
D
504 ILL F54.2
FIGURE 16: DATA# POLLING TIMING DIAGRAM (PP MODE)
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
26
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Row
Column
Addresses
R/C#
WE#
OE#
T
OET
DQ
6
D
D
504 ILL F55.0
FIGURE 17: TOGGLE BIT TIMING DIAGRAM (PP MODE)
Four-Byte Code for Byte-Program
Addresses
R/C#
5555
2AAA
5555
BA
OE#
WE#
T
T
BP
WP
T
WPH
Internal Program Starts
SB0
AA
SB1
55
SB2
A0
SB3
Data
DQ
7-0
BA = Byte-Program Address
504 ILL F53.0
FIGURE 18: BYTE-PROGRAM TIMING DIAGRAM (PP MODE)
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
27
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Six-Byte code for
Sector-Erase Operation
Addresses
R/C#
5555
2AAA
5555
5555
2AAA
SA
x
OE#
WE#
T
T
WP
SE
T
WPH
Internal Erasure Starts
SB0
AA
SB1
55
SB2
80
SB3
AA
SB4
55
SB5
30
DQ
7-0
504 ILL F32.1
SA = Sector Address
x
FIGURE 19: SECTOR-ERASE TIMING DIAGRAM (PP MODE)
Six-Byte code for
Block-Erase Operation
Addresses
5555
2AAA
5555
5555
2AAA
BA
x
R/C#
OE#
WE#
T
T
WP
BE
T
WPH
Internal Erasure Starts
SB0
AA
SB1
55
SB2
80
SB3
AA
SB4
55
SB5
50
DQ
7-0
504 ILL F48.1
BA = Block Address
x
FIGURE 20: BLOCK-ERASE TIMING DIAGRAM (PP MODE)
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
28
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Six-Byte code for Chip-Erase Operation
Addresses
5555
2AAA
5555
5555
2AAA
5555
R/C#
OE#
WE#
T
T
WP
SCE
T
WPH
Internal Erasure Starts
SB0
AA
SB1
55
SB2
80
SB3
AA
SB4
55
SB5
10
DQ
7-0
504 ILL F33.1
FIGURE 21: CHIP-ERASE TIMING DIAGRAM (PP MODE)
Three-byte sequence for
Software ID Entry
Addresses
5555
2AAA
5555
0000
0001
R/C#
OE#
WE#
T
IDA
T
WP
T
AA
T
WPH
DQ
7-0
AA
55
90
BF
Device ID
SW0
SW1
SW2
504 ILL F34.4
Device ID = 57H for SST49LF002A, 1BH for SST49LF003A,
60H for SST49LF004A, 5AH for SST49LF008A
FIGURE 22: SOFTWARE ID ENTRY AND READ (PP MODE)
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
29
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Three-Byte Sequence for
Software ID Exit and Reset
Addresses
R/C#
5555
2AAA
5555
T
IDA
OE#
T
WP
WE#
T
SW1
55
WHP
SW0
AA
SW2
F0
DQ
7-0
504 ILL F35.1
FIGURE 23: SOFTWARE ID EXIT AND RESET (PP MODE)
V
IHT
V
V
INPUT
REFERENCE POINTS
OUTPUT
OT
IT
V
ILT
504 ILL F06.1
AC test inputs are driven at VIHT (0.9 VDD) for a logic “1” and VILT (0.1 VDD) for a logic “0”. Measurement reference points
for inputs and outputs are VIT (0.5 VDD) and VOT (0.5 VDD). Input rise and fall times (10% ↔ 90%) are <5 ns.
Note: VIT - VINPUT Test
VOT - VOUTPUT Test
VIHT - VINPUT HIGH Test
VILT - VINPUT LOW Test
FIGURE 24: AC INPUT/OUTPUT REFERENCE WAVEFORMS (PP MODE)
TO TESTER
TO DUT
C
L
504 ILL F07.0
FIGURE 25: A TEST LOAD EXAMPLE (PP MODE)
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
30
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Start
Write data: AAH
Address: 5555H
Write data: 55H
Address: 2AAAH
Write data: A0H
Address: 5555H
Load Byte
Address/Byte
Data
Wait for end of
Program (T
Data# Polling
,
BP
bit, or Toggle bit
operation)
Program
Completed
504 ILL F36.1
FIGURE 26: BYTE-PROGRAM ALGORITHM
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
31
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Toggle Bit
Data# Polling
Internal Timer
Byte-
Program/Erase
Initiated
Byte-
Program/Erase
Initiated
Byte-
Program/Erase
Initiated
Read DQ
7
Read byte
Wait T
BP
,
T
T
SCE, BE
T
or SE
Read same
byte
Is DQ =
7
No
true data?
Program/Erase
Completed
Yes
No
Does DQ
match?
6
Program/Erase
Completed
Yes
Program/Erase
Completed
504 ILL F37.0
FIGURE 27: WAIT OPTIONS
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
32
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Software Product ID Entry
Command Sequence
Software Product ID Exit &
Reset Command Sequence
Write data: AAH
Address: 5555H
Write data: AAH
Address: 5555H
Write data: F0H
Address: XXH
Write data: 55H
Address: 2AAAH
Write data: 55H
Address: 2AAAH
Wait T
IDA
Write data: 90H
Address: 5555H
Write data: F0H
Address: 5555H
Return to normal
operation
Wait T
IDA
Wait T
IDA
Return to normal
operation
Read Software ID
504 ILL F38.1
FIGURE 28: SOFTWARE PRODUCT COMMAND FLOWCHARTS
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
33
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
Chip-Erase
Block-Erase
Sector-Erase
Command Sequence
Command Sequence
Command Sequence
Write data: AAH
Address: 5555H
Write data: AAH
Address: 5555H
Write data: AAH
Address: 5555H
Write data: 55H
Address: 2AAAH
Write data: 55H
Address: 2AAAH
Write data: 55H
Address: 2AAAH
Write data: 80H
Address: 5555H
Write data: 80H
Address: 5555H
Write data: 80H
Address: 5555H
Write data: AAH
Address: 5555H
Write data: AAH
Address: 5555H
Write data: AAH
Address: 5555H
Write data: 55H
Address: 2AAAH
Write data: 55H
Address: 2AAAH
Write data: 55H
Address: 2AAAH
Write data: 10H
Address: 5555H
Write data: 50H
Write data: 30H
Address: BA
Address: SA
X
X
Wait Options
Wait Options
Wait Options
Chip erased
to FFH
Block erased
to FFH
Sector erased
to FFH
504 ILL F39.1
FIGURE 29: ERASE COMMAND SEQUENCE
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
34
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
PRODUCT ORDERING INFORMATION
Device
Speed
Suffix1
Suffix2
SST49LF00xA - XXX
-
XX
-
X X
Package Modifier
H = 32 leads
Package Type
N = PLCC
W = TSOP (type 1, die up, 8mm x 14mm)
Operating Temperature
C = Commercial = 0°C to +85°C
Minimum Endurance
4 = 10,000 cycles
Serial Access Clock Frequency
33 = 33 MHz
Version
Device Density
008 = 8 Mbit
004 = 4 Mbit
003 = 3 Mbit
002 = 2 Mbit
Voltage Range
L = 3.0-3.6V
Device Family
Valid combinations for SST49LF002A
SST49LF002A-33-4C-WH SST49LF002A-33-4C-NH
Valid combinations for SST49LF003A
SST49LF003A-33-4C-WH SST49LF003A-33-4C-NH
Valid combinations for SST49LF004A
SST49LF004A-33-4C-WH SST49LF004A-33-4C-NH
Valid combinations for SST49LF008A
SST49LF008A-33-4C-WH SST49LF008A-33-4C-NH
Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST
sales representative to confirm availability of valid combinations and to determine availability of new combinations.
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
35
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
Advance Information
PACKAGING DIAGRAMS
TOP VIEW
SIDE VIEW
BOTTOM VIEW
.495
.485
.453
.447
.112
.106
Optional
Pin #1 Identifier
.048
.042
.029
.023
.040
.030
.020 R.
MAX.
x 30˚
R.
2
1
32
.042
.048
.021
.013
.400
BSC .490
.530
.595
.585
.553
.547
.032
.026
.050
BSC
.015 Min.
.095
.075
.050
BSC
.032
.026
.140
.125
Note: 1. Complies with JEDEC publication 95 MS-016 AE dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in inches (max/min).
3. Dimensions do not include mold flash. Maximum allowable mold flash is .008 inches.
4. Coplanarity: 4 mils.
32-plcc-NH-ILL.2
32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC)
SST PACKAGE CODE: NH
1.05
0.95
Pin # 1 Identifier
0.50
BSC
8.10
7.90
0.27
0.17
0.15
0.05
12.50
12.30
DETAIL
1.20
max.
0.70
0.50
14.20
13.80
0˚- 5˚
32-tsop-WH-ILL.6
1mm
0.70
0.50
Note: 1. Complies with JEDEC publication 95 MO-142 BA dimensions,
although some dimensions may be more stringent.
2. All linear dimensions are in millimeters (max/min).
3. Coplanarity: 0.1 (±.05) mm.
4. Maximum allowable mold flash is 0.15 mm at the package ends, and 0.25 mm between leads.
32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM
SST PACKAGE CODE: WH
Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036
www.SuperFlash.com or www.ssti.com
©2001 Silicon Storage Technology, Inc.
S71161-06-000 9/01 504
36
相关型号：
SST49LF008A-33-4C-NHE
1M X 8 FLASH 3V PROM, 120 ns, PQCC32, ROHS COMPLIANT, PLASTIC, MS-016AE, LCC-32
MICROCHIP
SST49LF008A-33-4C-WHE
Flash, 1MX8, 120ns, PDSO32, 8 X 14 MM, ROHS COMPLIANT, MO-142BA, TSOP1-32
SILICON
SST49LF008A-33-4C-WHE
1M X 8 FLASH 3V PROM, 120 ns, PDSO32, 8 X 14 MM, ROHS COMPLIANT, MO-142BA, TSOP1-32
MICROCHIP
©2020 ICPDF网 联系我们和版权申明