74ACT373SCTR [STMICROELECTRONICS]
Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.300 INCH, LEAD FREE, MS-013, SOIC-20;型号: | 74ACT373SCTR |
厂家: | ST |
描述: | Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.300 INCH, LEAD FREE, MS-013, SOIC-20 锁存器 |
文件: | 总11页 (文件大小:241K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
74ACT373
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUTS (NON INVERTED)
■
■
HIGH SPEED: tPD = 6ns (TYP.) at VCC = 5V
LOW POWER DISSIPATION:
ICC = 4µA(MAX.) at TA=25°C
COMPATIBLE WITH TTL OUTPUTS
■
■
■
■
■
■
■
V
IH = 2V (MIN.), VIL = 0.8V (MAX.)
50Ω TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH tPHL
OPERATING VOLTAGE RANGE:
VCC (OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
DIP
SOP
TSSOP
T & R
ORDER CODES
PACKAGE
TUBE
DIP
SOP
74ACT373B
74ACT373M
74ACT373MTR
74ACT373TTR
TSSOP
IMPROVED LATCH-UP IMMUNITY
up at the D inputs. When the (OE) input is low, the
8 outputs will be in a normal logic state (high or
low logic level); when the (OE) input is high, the
outputs will be in a high impedance state.
This device is designed to interface directly High
Speed CMOS systems with TTL and NMOS
components.
DESCRIPTION
The 74ACT373 is a high-speed CMOS OCTAL
D-TYPE LATCH with 3 STATE OUTPUT NON
INVERTING fabricated with sub-micron silicon
gate and double-layer metal wiring C2MOS
technology.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
These 8 bit D-Type latch are controlled by a latch
enable input (LE) and an output enable input (OE).
When the (LE) input is high , the Q outputs follow
the data (D) inputs . When the (LE) is taken low,
the Q outputs will be latched at the logic levels set
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2001
1/11
74ACT373
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
OE
NAME AND FUNCTION
1
3 state Output Enable
Input (Active LOW)
2, 5, 6, 9, 12,
15, 16,19
Q0 to Q7 3-State Outputs
D0 to D7 Data Inputs
3, 4, 7, 8, 13,
14, 17, 18
11
10
20
LE
Latch Enable Input
Ground (0V)
GND
VCC
Positive Supply Voltage
TRUTH TABLE
INPUTS
OUTPUT
Q
OE
LE
D
H
L
L
L
X
L
X
X
L
Z
NO CHANGE
H
H
L
H
H
X : Don’t care
Z : High Impedance
NOTE: Outputs are latched at the time when the input is taken LOW logic level
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
2/11
74ACT373
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
VCC
VI
Supply Voltage
-0.5 to +7
V
DC Input Voltage
-0.5 to VCC + 0.5
-0.5 to VCC + 0.5
V
VO
IIK
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
V
± 20
± 20
mA
mA
mA
mA
°C
°C
IOK
IO
± 50
I
CC or IGND DC VCC or Ground Current
± 400
Tstg
Storage Temperature
-65 to +150
300
TL
Lead Temperature (10 sec)
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
VI
Parameter
Value
Unit
Supply Voltage
4.5 to 5.5
0 to VCC
0 to VCC
V
V
Input Voltage
VO
Output Voltage
V
Top
Operating Temperature
-55 to 125
8
°C
ns/V
Input Rise and Fall Time VCC = 4.5 to 5.5V (note 1)
dt/dv
1) VIN from 0.8V to 2.0V
3/11
74ACT373
DC SPECIFICATIONS
Test Condition
Value
T
A = 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
VCC
(V)
Min. Typ. Max. Min. Max. Min. Max.
VIH
VIL
High Level Input
Voltage
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
VO = 0.1 V or
2.0
2.0
1.5
1.5
2.0
2.0
2.0
2.0
V
CC-0.1V
VO = 0.1 V or
CC-0.1V
V
V
Low Level Input
Voltage
1.5
0.8
0.8
0.8
0.8
0.8
0.8
V
1.5
VOH
High Level Output
Voltage
IO=-50 µA
IO=-50 µA
IO=-24 mA
IO=-24 mA
IO=50 µA
IO=50 µA
IO=24 mA
IO=24 mA
4.4
5.4
4.49
5.49
4.4
5.4
4.4
5.4
3.7
4.7
3.86
4.86
3.76
4.76
VOL
Low Level Output
Voltage
0.001 0.1
0.001 0.1
0.36
0.1
0.1
0.1
0.1
0.5
0.5
V
4.5
5.5
0.44
0.44
0.36
II
Input Leakage Cur-
rent
VI = VCC or GND
5.5
± 0.1
± 1
± 1
µA
µA
IOZ
High Impedance
Output Leakege
Current
VI = VIH or VIL
5.5
± 0.5
± 5
± 5
V
O = VCC or GND
VI = VCC - 2.1V
VI = VCC or GND
ICCT
ICC
Max ICC/Input
5.5
5.5
0.6
1.5
40
1.6
80
mA
Quiescent Supply
Current
4
µA
IOLD
IOHD
V
OLD = 1.65 V max
75
50
mA
mA
Dynamic Output
Current (note 1, 2)
5.5
VOHD = 3.85 V min
-75
-50
1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on trasmission lines with impedances as low as 50Ω
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)
Test Condition Value
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
TA = 25°C
Symbol
Parameter
VCC
(V)
t
t
t
t
PLH tPHL Propagation Delay
5.0(*)
5.0(*)
5.0(*)
5.0(*)
5.0(*)
5.0(*)
5.0(*)
5.5
6.0
6.0
7.0
1.3
-0.5
0.5
10.0
10.0
9.5
11.5
11.5
10.5
12.5
8.0
11.5
11.5
10.5
12.5
8.0
ns
ns
ns
ns
ns
ns
ns
Time LE to Q
PLH tPHL Propagation Delay
Time D to Q
PZL tPZH Output Enable
Time
PLZ tPHZ Output Disable
Time
11.0
7.0
tW
LE Minimum Pulse
Width, HIGH
ts
Setup Time D to
7.0
8.0
8.0
LE, HIGH or LOW
th
Hold Time D to LE,
HIGH or LOW
0.0
1.0
1.0
(*) Voltage range is 5.0V ± 0.5V
4/11
74ACT373
CAPACITIVE CHARACTERISTICS
Test Condition
Value
-40 to 85°C -55 to 125°C Unit
TA = 25°C
Symbol
Parameter
VCC
(V)
Min. Typ. Max. Min. Max. Min. Max.
CIN
COUT
CPD
Input Capacitance
5.0
5.0
4
pF
pF
Output
Capacitance
8
Power Dissipation
Capacitance (note
1)
fIN = 10MHz
5.0
25
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
TEST CIRCUIT
TEST
SWITCH
t
PLH, tPHL
tPZL, tPLZ
tPZH, tPHZ
CL = 50pF or equivalent (includes jig and probe capacitance)
Open
2VCC
Open
R
L = R1 = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
5/11
74ACT373
WAVEFORM 1: PROPAGATION DELAYS, LE MINIMUN PULSE WIDTH, Dn TO LE SETUP AND
HOLD TIMES (f=1MHz; 50% duty cycle)
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle)
6/11
74ACT373
WAVEFORM 3: PROPAGATION DELAYS TIME (f=1MHz; 50% duty cycle)
7/11
74ACT373
Plastic DIP-20 (0.25) MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
0.254
1.39
TYP.
MAX.
MIN.
0.010
0.055
MAX.
a1
B
b
1.65
0.065
0.45
0.25
0.018
0.010
b1
D
E
e
25.4
1.000
8.5
2.54
0.335
0.100
0.900
e3
F
22.86
7.1
0.280
0.155
I
3.93
L
3.3
0.130
Z
1.34
0.053
P001J
8/11
74ACT373
SO-20 MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
TYP.
MAX.
2.65
0.20
2.45
0.49
0.32
MIN.
MAX.
0.104
0.007
0.096
0.019
0.012
A
a1
a2
b
0.10
0.004
0.35
0.23
0.013
0.009
b1
C
0.50
0.020
c1
D
45 (typ.)
12.60
10.00
13.00
10.65
0.496
0.393
0.512
0.419
E
e
1.27
0.050
0.450
e3
F
11.43
7.40
0.50
7.60
1.27
0.75
0.291
0.19
0.299
0.050
0.029
L
M
S
8 (max.)
P013L
9/11
74ACT373
TSSOP20 MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
TYP.
MAX.
1.1
MIN.
MAX.
0.433
0.006
0.374
0.0118
0.0079
0.260
0.256
0.176
A
A1
A2
b
0.05
0.85
0.19
0.09
6.4
0.10
0.9
0.15
0.95
0.30
0.2
0.002
0.335
0.0075
0.0035
0.252
0.246
0.169
0.004
0.354
c
D
6.5
6.4
6.6
0.256
0.252
E
6.25
4.3
6.5
E1
e
4.4
4.48
0.173
0.65 BSC
4o
0.0256 BSC
4o
K
0o
8o
0o
8o
L
0.50
0.60
0.70
0.020
0.024
0.028
A2
A
K
L
b
e
A1
E
c
D
E1
PIN 1 IDENTIFICATION
1
10/11
74ACT373
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
11/11
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明