74LVC373AMTR [STMICROELECTRONICS]
OCTAL D-TYPE LATCH HIGH PERFORMANCE; 八路D型锁存器高性能
| 型号： | 74LVC373AMTR |
| 厂家： | 
ST |
| 描述： | OCTAL D-TYPE LATCH HIGH PERFORMANCE |
| 文件： | 总13页 (文件大小：293K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74LVC373A
OCTAL D-TYPE LATCH
HIGH PERFORMANCE
■
■
■
5V TOLERANT INPUTS
HIGH SPEED: t = 6.8ns (MAX.) at V = 3V
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
PD
CC
■
SYMMETRICAL OUTPUT IMPEDANCE:
|I | = I = 24mA (MIN) at V = 3V
PCI BUS LEVELS GUARANTEED AT 24 mA
OH
OL
CC
SOP
TSSOP
■
■
BALANCED PROPAGATION DELAYS:
Table 1: Order Codes
PACKAGE
t
t
PHL
PLH
■
OPERATING VOLTAGE RANGE:
(OPR) = 1.65V to 3.6V (1.2V Data
T & R
V
CC
Retention)
SOP
74LVC373AMTR
74LVC373ATTR
TSSOP
■
■
■
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
outputs will follow the data input precisely or
inversely. When the LE is taken low, the Q outputs
will be latched precisely or inversely at the logic
level of D input data. While the (OE) input is low,
the 8 outputs will be in a normal logic state (high or
low logic level) and while high level the outputs will
be in a high impedance state.
DESCRIPTION
This device is designed to interface directly High
Speed CMOS systems with TTL and NMOS
components.
The 74LVC373A is a low voltage CMOS OCTAL
D-TYPE LATCH fabricated with sub-micron silicon
gate and double-layer metal wiring C MOS
2
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
technology. It is ideal for 1.65 to 3.6 V
operations and low power and low noise
applications.
CC
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
These 8 bit D-Type latch are controlled by a latch
enable input (LE) and an output enable input (OE).
While the LE inputs is held at a high level, the Q
Figure 1: Pin Connection And IEC Logic Symbols
Rev. 3
1/13
July 2004
74LVC373A
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description
Table 3: Truth Table
INPUTS
PIN N°
SYMBOL
NAME AND FUNCTION
OUTPUT
1
OE
Asynchronous Master
Reset (Active LOW)
OE
LE
D
Q
H
X
X
Z
2, 5, 6, 9, 12,
15, 16,19
Q0 to Q7 3-State Outputs
NO
CHANGE
L
L
X
3, 4, 7, 8, 13,
14, 17, 18
D0 to D7 Data Inputs
L
L
H
H
L
L
H
H
11
10
20
LE
Latch Enable Input
Ground (0V)
GND
X : Don’t Care
V
Positive Supply Voltage
CC
Z :High Impedance
Table 4: Absolute Maximum Ratings
Symbol
Parameter
Value
Unit
V
Supply Voltage
-0.5 to +7.0
-0.5 to +7.0
-0.5 to +7.0
V
V
CC
V
DC Input Voltage
I
V
DC Output Voltage (V = 0V)
V
O
CC
V
DC Output Voltage (High or Low State) (note 1)
DC Input Diode Current
-0.5 to V + 0.5
V
O
CC
I
- 50
- 50
mA
mA
mA
mA
°C
°C
IK
I
DC Output Diode Current (note 2)
DC Output Current
OK
I
± 50
O
I
or I
DC V or Ground Current per Supply Pin
± 100
-65 to +150
300
CC
GND
CC
T
Storage Temperature
stg
T
Lead Temperature (10 sec)
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) I absolute maximum rating must be observed
O
2) V < GND
O
2/13
74LVC373A
Table 5: Recommended Operating Conditions
Symbol
Parameter
Value
Unit
V
Supply Voltage (note 1)
Input Voltage
1.65 to 3.6
0 to 5.5
V
V
CC
V
I
V
Output Voltage (V = 0V)
0 to 5.5
V
O
CC
V
Output Voltage (High or Low State)
0 to V
V
O
CC
I
I
I
I
, I
High or Low Level Output Current (V = 3.0 to 3.6V)
± 24
± 12
mA
mA
mA
mA
°C
OH OL
CC
, I
High or Low Level Output Current (V = 2.7 to 3.0V)
OH OL
CC
, I
High or Low Level Output Current (V = 2.3 to 2.7V)
± 8
OH OL
CC
, I
High or Low Level Output Current (V = 1.65 to 2.3V)
± 4
OH OL
CC
T
Operating Temperature
-55 to 125
0 to 10
op
dt/dv
Input Rise and Fall Time (note 2)
ns/V
1) Truth Table guaranteed: 1.2V to 3.6V
2) V from 0.8V to 2V at V = 3.0V
IN
CC
Table 6: DC Specifications
Test Condition
Value
Symbol
Parameter
-40 to 85 °C
-55 to 125 °C
Unit
V
CC
(V)
Min.
Max.
Min.
Max.
V
High Level Input
Voltage
0.65V
0.65V
CC
1.65 to 1.95
2.3 to 2.7
2.7 to 3.6
1.65 to 1.95
2.3 to 2.7
2.7 to 3.6
1.65 to 3.6
IH
CC
V
V
1.7
2
1.7
2
V
Low Level Input
Voltage
0.35V
0.35V
CC
IL
CC
0.7
0.8
0.7
0.8
V
High Level Output
Voltage
I =-100 µA
V
-0.2
V
-0.2
OH
O
CC
CC
I =-4 mA
1.65
2.3
1.2
1.2
1.7
2.2
2.4
2.2
O
I =-8 mA
1.7
2.2
2.4
2.2
O
V
I =-12 mA
2.7
O
I =-18 mA
3.0
O
I =-24 mA
3.0
O
V
Low Level Output
Voltage
I =100 µA
1.65 to 3.6
1.65
2.3
0.2
0.45
0.7
0.2
0.45
0.7
OL
O
I =4 mA
O
I =8 mA
V
O
I =12 mA
2.7
0.4
0.4
O
I =24 mA
3.0
0.55
± 5
0.55
± 5
O
I
Input Leakage Current
V = 0 to 5.5V
3.6
µA
µA
µA
I
I
I
Power Off Leakage
Current
off
V or V = 5.5V
0
10
10
I
O
I
High Impedance
Output Leakage
Current
3.6
V = V or V
± 10
± 10
OZ
I
IH
IL
V
= 0 to 5.5V
O
I
Quiescent Supply
Current
V = V or GND
I CC
10
10
CC
3.6
µA
µA
V or V = 3.6 to
I
O
± 10
500
± 10
500
5.5V
∆I
I
incr. per Input
V
= V -0.6V
2.7 to 3.6
CC
CC
IH
CC
3/13
74LVC373A
Table 7: Dynamic Switching Characteristics
Test Condition
Value
T = 25 °C
Symbol
Parameter
Unit
A
V
CC
(V)
Min.
Typ.
Max.
V
Dynamic Low Level Quiet
Output (note 1)
0.8
C = 50pF
OLP
L
3.3
V
V
= 0V, V = 3.3V
V
-0.8
IL
IH
OLV
1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
Table 8: AC Electrical Characteristics
Test Condition
Value
-55 to 125 °C
Symbol
Parameter
-40 to 85 °C
Unit
V
C
R
t = t
CC
L
L
s
r
(V)
(pF)
(Ω)
(ns)
Min.
Max.
Min.
Max.
t
t
t
Propagation Delay
Time D to Q
1.65 to 1.95
2.3 to 2.7
2.7
30
30
50
50
30
30
50
50
30
30
50
50
30
30
50
50
30
30
50
50
30
30
50
50
30
30
50
50
1000
500
500
500
1000
500
500
500
1000
500
500
500
1000
500
500
500
1000
500
500
500
1000
500
500
500
1000
500
500
500
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
TBD
TBD
7.8
TBD
TBD
9.4
PLH PHL
ns
ns
ns
ns
ns
ns
1.5
1
1.5
1
3.0 to 3.6
1.65 to 1.95
2.3 to 2.7
2.7
6.8
8.2
t
Propagation Delay
Time LE to Q
TBD
TBD
7.8
TBD
TBD
9.4
PLH PHL
1.5
1
1.5
1
3.0 to 3.6
6.8
8.2
t
t
t
Output Enable Time 1.65 to 1.95
TBD
TBD
8.7
TBD
TBD
10.4
9.2
PZL PZH
2.3 to 2.7
2.7
1
1
1
1
3.0 to 3.6
7.7
t
Output Disable Time 1.65 to 1.95
TBD
TBD
7.6
TBD
TBD
9.1
PLZ PHZ
2.3 to 2.7
2.7
2
2
3.0 to 3.6
2
7.0
2
8.4
t
LE Pulse Width
HIGH
1.65 to 1.95
2.3 to 2.7
2.7
TBD
TBD
3.3
3.3
TBD
TBD
2
TBD
TBD
3.3
3.3
TDB
TBD
2
W
3.0 to 3.6
t
Setup Time D to LE 1.65 to 1.95
(HIGH to LOW)
s
2.3 to 2.7
2.7
3.0 to 3.6
2
2
t
Hold Time D to
CLOCK, HIGH or
LOW
1.65 to 1.95
2.3 to 2.7
2.7
TBD
TBD
1.5
1.5
TBD
TBD
1.5
1.5
h
ns
ns
3.0 to 3.6
2.7 to 3.6
t
t
Output To Output
Skew Time (note1,
2)
1
1
OSLH
OSHL
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (t
2) Parameter guaranteed by design
= | t
- t
|, t
= | t
- t
|
OSLH
PLHm PLHn OSHL
PHLm PHLn
4/13
74LVC373A
Table 9: Capacitive Characteristics
Test Condition
Value
T = 25 °C
Symbol
Parameter
Unit
A
V
CC
(V)
Min.
Typ.
Max.
C
Input Capacitance
4
pF
IN
C
Power Dissipation Capacitance
(note 1)
1.8
2.5
3.3
f
= 10MHz
IN
28
30
34
PD
pF
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
PD
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
= C x V x f + I /n (per circuit)
CC(opr)
PD CC IN CC
Figure 3: Test Circuit
R
= Z
of pulse generator (typically 50Ω)
OUT
T
Table 10: Test Circuit And Waveform Symbol Value
V
CC
Symbol
1.65 to 1.95V
30pF
2.3 to 2.7V
30pF
2.7V
3.0 to 3.6V
50pF
500Ω
7V
C
50pF
500Ω
6V
L
R = R
1000Ω
500Ω
L
1
V
2 x V
2 x V
CC
S
CC
V
V
V
CC
2.7V
1.5V
3.0V
3.0V
IH
CC
V
V
/2
V /2
CC
1.5V
M
CC
V
V
V
CC
3.5V
OH
CC
V
V
+ 0.15V
- 0.15V
V
+ 0.15V
- 0.15V
V
+ 0.3V
V
V
+ 0.3V
- 0.3V
X
Y
OL
OL
OL
OL
OH
V
V
V
V
- 0.3V
OH
OH
OH
t = t
<2.0ns
<2.0ns
<2.5ns
<2.5ns
r
r
5/13
74LVC373A
Table 11: Waveform - Propagation Delay, Setup And Hold Times (f=1MHz; 50% duty cycle)
Figure 4: Waveform - Output Enable And Disable Times (f=1MHz; 50% duty cycle)
6/13
74LVC373A
Figure 5: Waveform 3 - Propagation Delay Time (f=1MHz; 50% duty cycle)
7/13
74LVC373A
SO-20 MECHANICAL DATA
mm.
inch
TYP.
DIM.
MIN.
TYP
MAX.
MIN.
MAX.
A
A1
B
2.35
2.65
0.093
0.104
0.1
0.33
0.23
12.60
7.4
0.30
0.51
0.32
13.00
7.6
0.004
0.013
0.009
0.496
0.291
0.012
0.020
0.013
0.512
0.299
C
D
E
e
1.27
0.050
H
10.00
0.25
0.4
10.65
0.75
1.27
8°
0.394
0.010
0.016
0°
0.419
0.030
0.050
8°
h
L
k
0°
ddd
0.100
0.004
0016022D
8/13
74LVC373A
TSSOP20 MECHANICAL DATA
mm.
inch
TYP.
DIM.
MIN.
TYP
MAX.
1.2
MIN.
MAX.
0.047
0.006
0.041
0.012
0.0079
0.260
0.260
0.176
A
A1
A2
b
0.05
0.8
0.15
1.05
0.30
0.20
6.6
0.002
0.031
0.007
0.004
0.252
0.244
0.169
0.004
0.039
1
0.19
0.09
6.4
c
D
6.5
6.4
0.256
0.252
E
6.2
6.6
E1
e
4.3
4.4
4.48
0.173
0.65 BSC
0.0256 BSC
K
0˚
8˚
0˚
8˚
L
0.45
0.60
0.75
0.018
0.024
0.030
A2
A
K
L
b
e
A1
E
c
D
E1
PIN 1 IDENTIFICATION
1
0087225C
9/13
74LVC373A
Tape & Reel SO-20 MECHANICAL DATA
mm.
TYP
inch
TYP.
DIM.
MIN.
MAX.
330
MIN.
MAX.
12.992
0.519
A
C
12.8
20.2
60
13.2
0.504
0.795
2.362
D
N
T
30.4
11
1.197
0.433
0.528
0.130
0.161
0.476
Ao
Bo
Ko
Po
P
10.8
13.2
3.1
0.425
0.520
0.122
0.153
0.468
13.4
3.3
3.9
4.1
11.9
12.1
10/13
74LVC373A
Tape & Reel TSSOP20 MECHANICAL DATA
mm.
TYP
inch
TYP.
DIM.
MIN.
MAX.
330
MIN.
MAX.
12.992
0.519
A
C
12.8
20.2
60
13.2
0.504
0.795
2.362
D
N
T
22.4
7
0.882
0.276
0.280
0.075
0.161
0.476
Ao
Bo
Ko
Po
P
6.8
6.9
0.268
0.272
0.067
0.153
0.468
7.1
1.9
4.1
12.1
1.7
3.9
11.9
11/13
74LVC373A
Table 12: Revision History
Date
Revision
Description of Changes
Ordering Codes Revision - pag. 1.
26-Jul-2004
3
12/13
74LVC373A
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
13/13
相关型号：
74LVC373APW
Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-stateProduction
NEXPERIA
74LVC373APW,112
74LVC373A - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-State TSSOP2 20-Pin
NXP
74LVC373APW-Q100
LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT360-1, TSSOP-20
NXP
74LVC373APW-Q100J
74LVC373A-Q100 - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state TSSOP2 20-Pin
NXP
74LVC373AQ20-13
Bus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, 2.50 X 4.50 MM, 0.95 MM HEIGHT, 0.50 MM PITCH, GREEN, VQFN-20
DIODES
74LVC374A
Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State
NXP
©2020 ICPDF网 联系我们和版权申明