74VHCT574AM [STMICROELECTRONICS]
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING; 八路D型触发器具有三态输出的非反相FLOP![74VHCT574AM](http://pdffile.icpdf.com/pdf1/p00083/img/icpdf/74VHCT574A_437637_icpdf.jpg)
型号: | 74VHCT574AM |
厂家: | ![]() |
描述: | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING |
文件: | 总10页 (文件大小:75K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
74VHCT574A
OCTAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUT NON INVERTING
■
■
■
■
■
■
■
■
HIGH SPEED:
fMAX =180MHz(TYP.) at VCC =5V
LOW POWER DISSIPATION:
ICC =4 µA (MAX.) at TA =25 oC
COMPATIBLEWITH TTL OUTPUTS:
VIH =2V (MIN), VIL = 0.8V(MAX)
POWERDOWN PROTECTIONON INPUTS&
OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA (MIN)
BALANCEDPROPAGATIONDELAYS:
M
T
(Micro Package)
(TSSOPPackage)
ORDER CODES :
74VHCT574AM
74VHCT574AT
outputs will be set to logic states that were setup
at the D inputs.
While the OE input is low, the 8 outputs will be in
a normal logic state (high or low logic level) and,
while high level, the outputs will be in a high
impedance state.
The output control does not affect the internal
operation of flip flop; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
tPLH tPHL
OPERATING VOLTAGERANGE:
VCC (OPR)= 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLEWITH
74 SERIES574
IMPROVED LATCH-UP IMMUNITY
■
■
LOWNOISEVOLP = 0.9V(Max.)
DESCRIPTION
The 74VHCT574A is an advanced high-speed
CMOS OCTAL D-TYPE FLIP FLOP with 3
STATE OUTPUT NON INVERTING fabricated
with sub-micron silicon gate and double-layer
metal wiring C2MOS technology.
This 8 bit D-Type flip-flop is controlled by a clock
input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/10
August 1999
74VHCT574A
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL NAME AND FUNCTION
1
OE
3 State Output Enable
Input (Active LOW)
2, 3, 4,
5, 6, 7,
8, 9
D0 to D7 Data Inputs
12, 13, 14,
15, 16, 17,
18, 19
Q0 to Q7 3 State Outputs
11
CLOCK
Clock Input (LOW to
HIGH, edge triggered)
10
20
GND
VCC
Ground (0V)
Positive Supply Voltage
TRUTH TABLE
INPUTS
OUTPUTS
OE
H
CK
D
X
X
L
Q
X
Z
L
NO CHANGE
L
L
L
X:Don’t Care
H
H
Z: High Impedance
LOGIC DIAGRAM
2/10
74VHCT574A
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
VI
Parameter
Value
-0.5 to +7.0
-0.5 to +7.0
-0.5 to +7.0
-0.5 to VCC + 0.5
- 20
Unit
V
Supply Voltage
DC Input Voltage
V
VO
DC Output Voltage (see note 1)
DC Output Voltage (see note 2)
DC Input Diode Current
DC Output Diode Current
DC Output Current
V
VO
V
IIK
mA
mA
mA
mA
oC
oC
IOK
20
25
±
±
IO
ICC or IGND DC VCC or Ground Current
± 50
-65 to +150
300
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
AbsoluteMaximum Ratingsarethose values beyond whichdamage tothe device may occur. Functional operation under these condition isnot implied.
1)Outputin OFFState
2)High or Low State
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
VI
Parameter
Value
4.5 to 5.5
0 to 5.5
Unit
V
Supply Voltage
Input Voltage
V
VO
Output Voltage (see note 1)
Output Voltage (see note 2)
Operating Temperature
0 to 5.5
V
VO
0 to VCC
-40 to +85
0 to 20
V
oC
Top
dt/dv
ns/V
Input Rise and Fall Time (see note 3) (VCC = 5.0 0.5V)
±
1)Outputin OFFState
2)High or Low State
3)VIN from0.8Vto2 V
3/10
74VHCT574A
DC SPECIFICATIONS
Symbol
Parameter
Test Conditions
VCC
(V)
Value
TA = 25 oC
Min. Typ. Max. Min. Max.
Unit
-40 to 85 oC
VIH
VIL
High Level Input
Voltage
4.5 to 5.5
2
2
V
V
Low Level Input
Voltage
4.5 to 5.5
0.8
0.8
VOH
High Level Output
Voltage
4.5
4.5
IO=-50 µA
4.4
4.5
0.0
4.4
3.8
V
IO=-8 mA
3.94
VOL
Low Level Output
Voltage
4.5
IO=50
A
0.1
0.36
±0.25
0.1
µ
V
4.5
IO=8 mA
0.44
±2.5
IOZ
High Impedance
Output Leakage
Current
4.5 to 5.5
VI = VIH or VIL
VO = 0V to 5.5V
µA
II
Input Leakage Current
0 to 5.5
5.5
VI = 5.5V or GND
VI = VCC or GND
±0.1
±1.0
µA
µA
ICC
Quiescent Supply
Current
4
40
∆ICC
Additional Worst Case
Supply Current
5.5
0
One Input at 3.4V,
other input at VCC or
GND
1.35
0.5
1.5
5.0
mA
IOPD
Output Leakage
Current
VOUT = 5.5V
µA
AC ELECTRICAL CHARACTERISTICS
(Input tr = tf =3 ns)
Symbol
Parameter
Test Condition
Value
TA = 25 oC
Unit
VCC
CL
-40 to 85 oC
(pF)
(V)
Min. Typ. Max. Min. Max.
tPLH
tPHL
Propagation Delay
Time CK to Q
5.0(*)
5.0(*)
5.0(*)
5.0(*)
5.0(*)
15
50
4.1
5.6
6.5
7.3
7.0
9.4
1.0
1.0
1.0
1.0
1.0
10.5
11.5
11.5
12.5
12.0
ns
10.4
10.2
11.2
11.2
tPZL
tPZH
Output EnableTime
15
50
50
R =1K
Ω
Ω
L
ns
ns
tPLZ
tPHZ
Output Disable Time
R =1K
L
fMAX
Maximum Clock
Frequency
5.0(*)
5.0(*)
5.0(*)
15
50
50
90
85
140
130
80
MHz
ns
tOSLH Output to Output Skew
tOSHL
1.5
1.5
Time (note 1)
(*) Voltagerange is5V ± 0.5V
Note1:Parameter guaranteed bydesign. tsoLH =|tpLHm-tpLHn|,tsoHL =|tpHLm -tpHLn
|
4/10
74VHCT574A
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Test Conditions
Value
TA = 25 oC
Min. Typ. Max. Min. Max.
Unit
-40 to 85 oC
CIN
Input Capacitance
4
9
10
10
pF
pF
pF
COUT Output Capacitance
CPD
Power Dissipation
25
Capacitance (note 1)
1)CPD isdefined as thevalue ofthe IC’sinternal equivalent capacitance whichiscalculated fromthe operating current consumption without load. (Referto
TestCircuit).Average operating current can beobtained bythe followingequation. ICC(opr)= CPD • VCC • fIN + ICC/8(per Flip-Flop)
DYNAMIC SWITCHING CHARACTERISTICS
Symbol
Parameter
Test Conditions
VCC
(V)
Value
TA = 25 oC
Min. Typ. Max. Min. Max.
Unit
-40 to 85 oC
VOLP Dynamic Low Voltage
5.0
1.2
1.6
Quiet Output (note 1, 2)
VOLV
-1.6
3.5
-1.2
VIHD
VILD
Dynamic High Voltage
Input (note 1, 3)
5.0
5.0
CL = 50 pF
V
Dynamic Low Voltage
Input (note 1, 3)
1.5
1)Worstcase package.
2)Max number ofoutputs defined as (n). Datainputs aredriven 0Vto5.0V, (n -1)outputs switching andone outputatGND.
3)Max number ofdatainputs (n)switching.(n-1)switching 0Vto5.0V. Inputsunder testswitching: 5.0Vtothreshold (VILD),0V tothreshold (VIHD),f=1MHz.
5/10
74VHCT574A
TEST CIRCUIT
TEST
SWITCH
Open
VCC
tPLH, tPHL
tPZL, tPLZ
tPZH, tPHZ
GND
CL =15/50 pF orequivalent (includes jig and probe capacitance)
RL =R1 =1KΩ or equivalent
RT =ZOUT ofpulse generator (typically50Ω)
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
6/10
74VHCT574A
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES
(f=1MHz; 50% duty cycle)
WAVEFORM 3: PULSE WIDTH
7/10
74VHCT574A
SO-20 MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
TYP.
MAX.
2.65
0.20
2.45
0.49
0.32
MIN.
MAX.
0.104
0.007
0.096
0.019
0.012
A
a1
a2
b
0.10
0.004
0.35
0.23
0.013
0.009
b1
C
0.50
0.020
c1
D
45 (typ.)
12.60
10.00
13.00
10.65
0.496
0.393
0.512
0.419
E
e
1.27
0.050
0.450
e3
F
11.43
7.40
0.50
7.60
1.27
0.75
0.291
0.19
0.299
0.050
0.029
L
M
S
8 (max.)
P013L
8/10
74VHCT574A
TSSOP20 MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
TYP.
MAX.
1.1
MIN.
MAX.
0.433
0.006
0.374
0.0118
0.0079
0.260
0.256
0.176
A
A1
A2
b
0.05
0.85
0.19
0.09
6.4
0.10
0.9
0.15
0.95
0.30
0.2
0.002
0.335
0.0075
0.0035
0.252
0.246
0.169
0.004
0.354
c
D
6.5
6.4
6.6
0.256
0.252
E
6.25
4.3
6.5
E1
e
4.4
4.48
0.173
0.65 BSC
4o
0.0256 BSC
4o
K
0o
8o
0o
8o
L
0.50
0.60
0.70
0.020
0.024
0.028
A2
A
K
L
b
e
A1
E
c
D
E1
PIN 1 IDENTIFICATION
1
9/10
74VHCT574A
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics
1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China -France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com
.
10/10
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00287/img/page/74VHCT574AMT_1727369_files/74VHCT574AMT_1727369_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00287/img/page/74VHCT574AMT_1727369_files/74VHCT574AMT_1727369_2.jpg)
74VHCT574AMTC
AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, MO-153AC, TSSOP-20
ROCHESTER
![](http://pdffile.icpdf.com/pdf2/p00287/img/page/74VHCT574AMT_1727369_files/74VHCT574AMT_1727369_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00287/img/page/74VHCT574AMT_1727369_files/74VHCT574AMT_1727369_2.jpg)
74VHCT574AMTCX
AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, MO-153AC, TSSOP-20
ROCHESTER
![](http://pdffile.icpdf.com/pdf1/p00083/img/page/74VHCT574A_437636_files/74VHCT574A_437636_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00083/img/page/74VHCT574A_437636_files/74VHCT574A_437636_2.jpg)
74VHCT574AMTCX_NL
Bus Driver, AHCT/VHCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 4.40 MM, MO-153AC, TSSOP-20
FAIRCHILD
![](http://pdffile.icpdf.com/pdf2/p00287/img/page/74VHCT574AMT_1727369_files/74VHCT574AMT_1727369_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00287/img/page/74VHCT574AMT_1727369_files/74VHCT574AMT_1727369_2.jpg)
74VHCT574AMX
AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, MS-013, SOIC-20
ROCHESTER
©2020 ICPDF网 联系我们和版权申明