LF157N [STMICROELECTRONICS]

WIDE BANDWIDTH SINGLE J-FET OPERATIONAL AMPLIFIERS; 宽带宽单J-FET运算放大器


型号：	LF157N
厂家：	ST
描述：	WIDE BANDWIDTH SINGLE J-FET OPERATIONAL AMPLIFIERS 宽带宽单J-FET运算放大器运算放大器
文件：	总14页 (文件大小：251K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

LF155-LF255-LF355

LF156-LF256-LF356

LF157-LF257-LF357

WIDE BANDWIDTH

SINGLE J-FET OPERATIONAL AMPLIFIERS

HIGH INPUT IMPEDANCE J-FET INPUT

STAGE

HIGH SPEED J-FET OP-AMPs : up to 20MHz,

50V/µs

OFFSETVOLTAGEADJUSTMENTDOESNOT

DEGRADE DRIFT OR COMMON-MODE

REJECTION AS IN MOST OF MONOLITHIC

AMPLIFIERS

INTERNAL COMPENSATION AND LARGE

DIP8

(Plastic Package)

SO8

DIFFERENTIALINPUTVOLTAGECAPABILITY

(UP TO V_CC

)

(Plastic Micropackage)

TYPICAL APPLICATIONS

PRECISION HIGH SPEED INTEGRATORS

FAST D/A AND CONVERTERS

HIGH IMPEDANCE BUFFERS

WIDEBAND, LOW NOISE, LOW DRIFT

AMPLIFIERS

LOGARITHIMIC AMPLIFIERS

PHOTOCELL AMPLIFIERS

SAMPLE AND HOLD CIRCUITS

ORDER CODES

Package

Temperature

Range

Part Number

•

LF355, LF356, LF357

LF255, LF256, LF257

LF155, LF156, LF157

Example : LF355N

0^oC, +70^oC

–40^oC, +105^oC

–55^oC, +125^oC

•

PIN CONNECTIONS (top view)

DESCRIPTION

These circuits are monolithic J-FET input operational

amplifiers incorporating well matched, high voltage

J-FET on the same chip with standardbipolar transis-

tors.

This amplifiers feature low input bias and offset cur-

rents, low input offset voltage and input offset voltage

drift,coupledwith offsetadjustwhichdoesnotdegrade

driftor common-mode rejection.

5 - Offset Null 2

6 - Output

7 - V_CC

1 - Offset Null 1

2 - Inverting input

3 - Non-inverting input

The devicesarealso designedforhigh slew rate, wide

bandwidth,extremelyfastsettlingtime,lowvoltageand

current noise and a low 1/f noise level.

8 - N.C.

4 - V_CC

July 1998

1/14

LF155 - LF156 - LF157

SCHEMATIC DIAGRAM

V_ioADJUSTMENT

ABSOLUTE MAXIMUM RATINGS

Symbol

Parameter

Value

±22

Unit

V_CC

V_i

Supply Voltage

Input Voltage - (note 1)

Differential Input Voltage

Power Dissipation

±20

V_id

P_tot

±40

570

Output Short-circuit Duration

Infinite

T_oper

Operating Free Air Temperature Range

LF155-LF156-LF157

LF255-LF256-LF257

LF355-LF356-LF357

-55 to +125

–40 to +105

0 to 70

^oC

T_stg

Storage Temperature Range

–65 to 150

2/14

LF155 - LF156 - LF157

ELECTRICAL CHARACTERISTICS

LF155, LF156, LF157

LF255, LF256, LF257

(unless otherwise specified)

-55^oC ≤ T_amb≤ +125^oC

±5V ≤ V_CC≤ ±20V

-40^oC ≤ T_amb≤ +105^oC

LF155 - LF156 - LF157

LF255 - LF256 - LF257

Symbol

Parameter

Unit

Min.

Typ.

Max.

V_io

Input Offset Voltage (R_S= 50Ω)

T_amb= 25^oC

6.2

T_min.≤ T_amb≤ T_max.

LF155, LF156, LF157

LF255, LF256, LF257

I_io

Input Offset Current - (note 3)

T_amb= 25^oC

T_min.≤ T_amb≤ T_max.

LF155, LF156, LF157

LF255, LF256, LF257

I_ib

Input Bias Current - (note 3)

T_amb= 25^oC

100

T_min.≤ T_amb≤ T_max.

LF155, LF156, LF157

LF255, LF256, LF257

A_vd

Large Signal Voltage Gain (R_L= 2kΩ, V_O= ±10V, V_CC= ±15V)

V/mV

T_amb= 25^oC

200

100

T_min.≤ T_amb≤ T_max.

SVR

I_CC

Supply Voltage Rejection Ratio - (note 4)

Supply Current (V_CC= ±15V, no load)

T_amb= 25^oC

LF155, LF255

LF156, LF256

LF157, LF257

DV_io

Input Offset Voltage Drift (R_S= 50Ω)

µV/^oC

DV_io/V_ioChange in Average Temperature Coefficient with V_ioadjust

0.5

(R_S= 50Ω) - (note 2)

Input Common Mode Voltage Range (V_CC= ±15V, T_amb= 25^oC)

V_icm

±11

+15.1

-12

CMR

Common Mode Rejection Ratio

100

±V_OPP

Output Voltage Swing (V_CC= ±15V)

R_L= 10kΩ

R_L= 2kΩ

±12

±10

±13

±12

GBP

Gain Bandwidth Product (V_CC= ±15V, T_amb= 25^oC)

MHz

LF155, LF255

LF156, LF256

LF157, LF257

2.5

Slew Rate (V_CC= ±15V, T_amb= 25^oC)

V/µs

A_V= 1

LF155, LF255

LF156, LF256

LF157, LF257

10¹²

7.5

A_V= 5

R_i

C_i

e_n

Input Resistance (T_amb= 25^oC)

Ω

Input Capacitance (V_CC= ±15V, T_amb= 25^oC)

Equivalent Input Noise Voltage

√Hz

(V_CC= ±15V, T_amb= 25^oC, R_S= 100Ω)

f = 1000Hz

LF155, LF255

LF156, LF256

LF157, LF257

LF155, LF255

LF156, LF256

LF157, LF257

f = 100Hz

i_n

t_s

Equivalent Input Noise Current

√Hz

µs

(V_CC= ±15V, T_amb= 25^oC, f = 100Hz or f = 1000Hz)

Settling Time (V_CC= ±15V, T_amb= 25^oC) - (note 5)

0.01

LF155, LF255

LF156, LF256

LF157, LF257

1.5

3/14

LF155 - LF156 - LF157

ELECTRICAL CHARACTERISTICS

LF355, LF356, LF357

0^oC ≤ T_amb≤ +70^oC

V_CC= ±15V_{, (unless otherwise specified)}

LF355 - LF356 - LF357

Symbol

Parameter

Unit

Min.

Typ.

Max.

V_io

Input Offset Voltage (R_S= 50Ω)

T_amb= 25^oC

T_min.≤ T_amb≤ T_max.

I_io

Input Offset Current - (note 3)

T_amb= 25^oC

T_min.≤ T_amb≤ T_max.

I_ib

Input Bias Current - (note 3)

T_amb= 25^oC

200

T_min.≤ T_amb≤ T_max.

A_vd

Large Signal Voltage Gain (R_L= 2kΩ, V_O= ±10V)

V/mV

T_amb= 25^oC

200

100

T_min.≤ T_amb≤ T_max.

SVR

I_CC

Supply Voltage Rejection Ratio - (note 4)

Supply Current (no load)

T_amb= 25^oC

LF355

LF356, LF357

DV_io

Input Offset Voltage Drift (R_S= 50Ω) - (note 2)

µV/^oC

DV_io/V_ioChange in Average Temperature Coefficient with V_ioadjust

0.5

µV/^oC

(R_S= 50Ω)

per mV

V_icm

Input Common Mode Voltage Range (T_amb= 25^oC)

±10

+15.1

-12

CMR

Common Mode Rejection Ratio

100

±V_OPP

Output Voltage Swing

R_L= 10kΩ

±12

±10

±13

±12

R_L= 2kΩ

GBP

Gain Bandwidth Product T_amb= 25^oC)

LF355

LF356

LF357

2.5

MHz

Slew Rate (T_amb= 25^oC)

A_V= 1

V/µs

LF355

LF356

LF357

10¹²

A_V= 5

R_i

C_i

e_n

Input Resistance (T_amb= 25^oC)

Input Capacitance (Tamb = 25^oC)

Ω

Equivalent Input Noise Voltage (T_amb= 25^oC, R_S= 100Ω)

√Hz

f = 1000Hz

LF355

LF356, LF357

LF355

f = 100Hz

LF356, LF357

i_n

t_s

Equivalent Input Noise Current

√Hz

µs

(T_amb= 25^oC, f = 100Hz or f = 1000Hz)

0.01

Settling Time (T_amb= 25^oC) - (note 5)

LF355

LF356, LF357

1.5

Notes : 1. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

2. The temperature coefficient of the adjusted input offset voltage changes only a small amount (0.5µV/^oC typically) for each mV

of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are alsounaffected by

offset adjustment.

3. The input bias currents are junction leakage currents which approximately double for every 10^oC increase in the junction

temperature T_amb. Due to limited production test time, the input bias current measured is correlated to junction temperature.

In a normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,

P_tot-T_amb=T_amb+R_th(j-a)xP_totwhere Rt_h(j-a)is the thermal resistance from junction to ambient. Use of a heatsink is recommended

f input currents are to be kept to a minimum.

4. Supply voltage rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with

common practise.

5. Settling time is defined here, for a unity gain inverter connection using 2kΩ resistors for the LF155, LF156 series. It is the time

required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from

the time a 10V step input is applied to the inverter. For the LF157 series A_V= -5, the feedback resistor from output to inputis 2kΩ

and the output step is 10V.

4/14

LF155 - LF156 - LF157

APPLICATION HINTS

in a socket as an unilimited current surge throughthe

resultingforward diode within the IC couldcausefusin-

goftheinternalconductorsandresultina destroyedunit.

Because these amplifiers are JFET rather than MOS-

FET input op amps they do not require special han-

dling.

AllofthebiascurrentsintheseamplifiersaresetbyFET

current sources. The drain currents for the amplifiers

are therefore essentially independent of supply volt-

ages.

Aswith most amplifiers, care should betakenwith lead

dress, componentsplacement and supply decoupling

in orderto ensure stability. Forexample, resistorsfrom

the output to an input should be placedwith the body

close to theinputto minimiz ”pickup”andmaximize the

frequencyof the feedbackpole by minimizing the ca-

pacitancefromthe input to ground.

A feedbackpole is createdwhen the feedbackaround

any amplifier is resistive. The parallel resistance and

capacitancefromtheinput of thedevice(usuallythe in-

vertinginput)toacgroundsetthefrequencyofthepole.In

many instances the frequency of this pole is much

greaterthanthe expected3 dBfrequencyof the closed

loopgainand consequentlythereisnegligible effect on

stability margin. However, if the feedback pole is less

than approximately six time the expected 3 dB fre-

quencyaleadcapacitorshould be placed from the out-

putto the inputof the op amp. The value of that added

capacitorshould be such that the RC time constant of

thiscapacitorand theresistance it parallels is greater

than or equal to the original feedbackpole time con-

stant.

The LF155, LF156, LF157 series areop amps with J-

FETinput transistors. TheseJFETs havelarge reverse

breakdown voltagesfromgatetosource or drain elimi-

natingtheneed of clampsacrossthe inputs.Therefore

large differential input voltagescan easily be accom-

modatedwithoutalarge increaseof inputcurrents.The

maximum differential input voltage is independent of

the supplyvoltage.However, neitherof thenegativein-

put voltagesshouldbe allowed to exceedthenegative

supply as this will cause large currents to flow which

can result in a destroyedunit. Exceeding the negative

common-modelimit oneitherinputwillcauseareversal

of thephasetotheoutputandforce the amplifier output

to the correspondinghigh or lowstate. Exceedingthe

negativecommon-mode limit on bothinputs will force

theamplifieroutputtoa highstate.Inneithercasedoes

a latch occur since raising the input back within the

common-mode range again puts the input stage and

thustheamplifierin a normaloperatingmode.Exceed-

ingthepositivecommon-modelimit onasingleinputwill

not changethephase of the output however, if bothin-

putsexceedthe limit, theoutput of theamplifier will be

forcedtoahighstate.Theseamplifierswill operatewith

the common-mode input voltageequal to the positive

supply. In fact, the common-modevoltagecanex-

ceedthepositivesupplybyapproximately100mV inde-

pendentof supply volt-age and over thefull operat-

ingtemperaturerange.The positive suplly can there-

forebeusedasa referenceonaninputas, forexample,

in asupplycurrent monitorand/orlimiter. Precautions-

shouldbe takentoensurethat thepowersupplyforthe

integratedcircuit neverbecomesre-versedin polarity

orthatthe unit isnot inadvertentlyin-stalledbackwards

5/14

LF155 - LF156 - LF157

6/14

LF155 - LF156 - LF157

7/14

LF155 - LF156 - LF157

8/14

LF155 - LF156 - LF157

9/14

LF155 - LF156 - LF157

10/14

LF155 - LF156 - LF157

11/14

LF155 - LF156 - LF157

12/14

LF155 - LF156 - LF157

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP

Millimeters

Inches

Dimensions

Min.

Typ.

Max.

Min.

Typ.

Max.

3.32

0.131

0.51

1.15

0.020

0.045

0.014

0.008

1.65

0.55

0.065

0.022

0.012

0.430

0.384

0.356

0.204

0.304

10.92

9.75

7.95

0.313

2.54

7.62

0.100

0.300

6.6

0260

0.200

0.150

0.060

5.08

3.81

1.52

3.18

0.125

13/14

LF155 - LF156 - LF157

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC MICROPACKAGE (SO)

Millimeters

Dimensions

Inches

Typ.

Min.

Typ.

Max.

1.75

0.25

1.65

0.85

0.48

0.25

0.5

Min.

Max.

0.069

0.010

0.065

0.033

0.019

0.010

0.020

0.1

0.004

0.65

0.35

0.19

0.25

0.026

0.014

0.007

0.010

45^o(typ.)

4.8

5.8

5.0

6.2

0.189

0.228

0.197

0.244

1.27

3.81

0.050

0.150

3.8

0.4

4.0

1.27

0.6

0.150

0.016

0.157

0.050

0.024

8^o(max.)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the

consequences of use of such information nor for any infringement of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifi-

cations mentioned in this publication are subject to change without notice. This publication supersedes and replaces all infor-

mation previously supplied. STMicroelectronics products are not authorized for use as critical components in life support

devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco

The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdo m- U.S.A.

14/14

LF157N [STMICROELECTRONICS]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E