VN2224_13 [SUPERTEX]
N-Channel Enhancement-Mode Vertical DMOS FET;型号: | VN2224_13 |
厂家: | Supertex, Inc |
描述: | N-Channel Enhancement-Mode Vertical DMOS FET |
文件: | 总5页 (文件大小:658K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Supertex inc.
VN2224
N-Channel Enhancement-Mode
Vertical DMOS FET
Features
General Description
► Free from secondary breakdown
► Low power drive requirement
► Ease of paralleling
This enhancement-mode (normally-off) transistor utilizes
a vertical DMOS structure and Supertex’s well-proven,
silicon-gate manufacturing process. This combination
produces a device with the power handling capabilities
of bipolar transistors and the high input impedance and
positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
► Low CISS and fast switching speeds
► Excellent thermal stability
► Integral source-drain diode
► High input impedance and high gain
Applications
► Motor controls
► Converters
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
► Amplifiers
► Switches
► Power supply circuits
► Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
Ordering Information
Product Summary
RDS(ON)
ID(ON)
(min)
5.0A
Part Number
Package Option
Packing
BVDSS/BVDGS
(max)
VN2224N3-G
TO-92
1000/Bag
240V
1.25Ω
VN2224N3-G P002
VN2224N3-G P003
VN2224N3-G P005
VN2224N3-G P013
VN2224N3-G P014
Pin Configuration
TO-92
2000/Reel
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
DRAIN
SOURCE
Absolute Maximum Ratings
Parameter
Value
GATE
TO-92
Drain-to-source voltage
Drain-to-gate voltage
BVDSS
BVDGS
±20V
Gate-to-source voltage
Product Marking
Operating and storage temperature
-55OC to +150OC
SiVN
2 2 2 4
YYWW
YY = Year Sealed
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
WW = Week Sealed
= “Green” Packaging
Package may or may not include the following marks: Si or
Typical Thermal Resistance
TO-92
Package
θja
TO-92
132OC/W
Doc.# DSFP-VN2224
C082013
Supertex inc.
www.supertex.com
VN2224
Thermal Characteristics
ID
ID
Power Dissipation
†
Package
IDR
IDRM
@TC = 25OC
(continuous)†
(pulsed)
TO-92
540mA
5.0A
1.0W
540mA
5.0A
Notes:
†
ID (continuous) is limited by max rated Tj .
Electrical Characteristics (TA = 25°C unless otherwise specified)
Sym
BVDSS
VGS(th)
Parameter
Min
Typ
Max
-
Units Conditions
Drain-to-source breakdown voltage
Gate threshold voltage
240
-
-
V
V
VGS = 0V, ID = 5.0mA
VGS = VDS, ID = 5.0mA
1.0
3.0
-5.0
100
50
ΔVGS(th) Change in VGS(th) with temperature
-
-
-
-4.0
1.0
-
mV/OC VGS = VDS, ID = 5.0mA
IGSS
Gate body leakage current
nA
µA
VGS = ±20V, VDS = 0V
VGS = 0V, VDS = Max Rating
IDSS
Zero gate voltage drain current
VDS = 0.8 Max Rating,
VGS = 0V, TA = 125OC
-
-
5.0
mA
A
2.0
-
-
-
VGS = 5.0V, VDS = 25V
VGS = 10V, VDS = 25V
VGS = 5.0V, ID = 2.0A
VGS = 10V, ID = 2.0A
ID(ON)
On-state drain current
5.0
10
-
-
-
1.0
0.9
1.0
1.5
1.25
1.4
RDS(ON)
Static drain-to-source on-state resistance
Ω
ΔRDS(ON) Change in RDS(ON) with temperature
%/OC VGS = 10V, ID = 2.0A
mmho VDS = 25V, ID = 2.0A
GFS
CISS
COSS
CRSS
td(ON)
td(OFF)
tr
Forward transconductance
Input capacitance
1000 2200
-
-
-
-
-
-
-
-
-
-
300
85
350
150
35
15
90
25
60
1.0
-
V
GS = 0V,
Common Source output capacitance
Reverse transfer capacitance
Turn-on delay time
pF
VDS = 25V,
f = 1.0MHz
20
6.0
65
VDD = 25V,
ID = 2.0A,
RGEN = 10Ω
Turn-off delay time
ns
Rise time
16
tf
Fall time
30
VSD
Diode forward voltage drop
Reverse recovery time
0.8
500
V
VGS = 0V, ISD = 100mA
VGS = 0V, ISD = 1.0A
trr
ns
Notes:
1. All D.C. parameters 100% tested at 25OC unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
Switching Waveforms and Test Circuit
10V
VDD
90%
INPUT
0V
Pulse
RL
10%
Generator
OUTPUT
t(ON)
td(ON)
t(OFF)
td(OFF)
RGEN
tf
tr
VDD
OUTPUT
0V
INPUT
D.U.T.
10%
10%
90%
90%
Doc.# DSFP-VN2224
C082013
Supertex inc.
www.supertex.com
2
VN2224
Typical Performance Curves
BVDSS Variation with Temperature
On-Resistance vs. Drain Current
5.0
4.0
3.0
2.0
1.0
0
1.1
1.0
0.9
VGS = 5.0V
VGS = 10V
-50
0
50
100
150
0
2.0
4.0
6.0
8.0
10
Tj (OC)
ID (amperes)
VGS and RVDS Variation with Temperature
Transfer Characteristics
VDS = 25OC
10
1.4
1.2
1.0
0.8
0.6
0.4
2.4
2.0
1.6
1.2
0.8
0.4
8.0
6.0
4.0
2.0
0
VGS(th) @ 5.0mA
25O
C
TA = -55OC
125OC
RDS(ON) @ 10V, 2.0A
0
2.0
4.0
6.0
8.0
10
-50
0
50
100
150
Tj (OC)
VGS (volts)
Capacitance vs. Drain-to-Source Voltage
Gate Drive Dynamic Characteristics
400
10
f = 1.0MHz
VDS = 10V
8.0
6.0
4.0
2.0
0
300
CISS
V
DS = 40V
200
733 pF
100
COSS
300 pF
2.0
CRSS
0
0
10
20
30
40
0
4.0
6.0
8.0
10
QG (nanocoulombs)
VDS (volt)
Doc.# DSFP-VN2224
C082013
Supertex inc.
www.supertex.com
3
VN2224
Typical Performance Curves (cont.)
Output Characteristics
Saturation Characteristics
10
10
8
VGS = 10V
8V
6V
8
VGS = 10V
8V
6V
6
6
4V
3V
4V
4
4
2
2
3V
10
0
0
0
10
20
30
40
50
0
2
4
6
8
VDS (volts)
VDS (volts)
Transconductance vs. Drain Current
Power Dissipation vs. Case Temperature
5
4
3
2
1
0
2.0
VDS = 25V
TA = -55OC
TO-92
1.0
TA = 25OC
TA = 125OC
0
0
5
10
0
25
50
75
100
125
150
TC(OC)
ID (amperes)
Thermal Response Characteristics
10Maximum Rated Safe Operating Area
1.0
0.8
0.6
0.4
1
0.1
TO-92 (DC)
0.01
TO-92
0.2
0
TC = 25OC
PD = 1.0W
TC = 25OC
0.001
1
10
100
1000
0.001
0.01
0.1
1
10
tP (seconds)
VDS (volts)
Doc.# DSFP-VN2224
C082013
Supertex inc.
www.supertex.com
4
VN2224
3-Lead TO-92 Package Outline (N3)
D
A
Seating
Plane
1
2
3
L
c
b
e1
e
Side View
Front View
E
E1
1
3
2
Bottom View
Symbol
A
.170
-
b
.014†
-
c
D
.175
-
E
.125
-
E1
.080
-
e
e1
.045
-
L
.500
-
MIN
NOM
MAX
.014†
-
.095
-
Dimensions
(inches)
.210
.022†
.022†
.205
.165
.105
.105
.055
.610*
JEDEC Registration TO-92.
* This dimension is not specified in the JEDEC drawing.
† This dimension differs from the JEDEC drawing.
Drawings not to scale.
Supertex Doc.#: DSPD-3TO92N3, Version E041009.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to http://www.supertex.com/packaging.html.)
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives
an adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability
to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and
specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)
©2013 Supertex inc.All rights reserved. Unauthorized use or reproduction is prohibited.
Supertex inc.
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
Doc.# DSFP-VN2224
C082013
5
相关型号:
VN222LL
ObsoleteWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ETC
VN22A
N-Channel Enhancement-Mode Vertical DMOS FETsãWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
SUPERTEX
VN22A10000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN22A12000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A10000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A12000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A13000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A14000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A18000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A19000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN23A1C000J0G
Barrier Strip Terminal BlockWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
AMPHENOL
VN2406
N-Channel Enhancement-Mode Vertical DMOS FETsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
SUPERTEX
©2020 ICPDF网 联系我们和版权申明