74ACT11244NT [TI]

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS; 八路缓冲器/ 3态输出线路驱动器
74ACT11244NT
型号: 74ACT11244NT
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
八路缓冲器/ 3态输出线路驱动器

驱动器 逻辑集成电路 输出元件
文件: 总5页 (文件大小:88K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74ACT11244  
OCTAL BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS  
SCAS006C – AUGUST 1987 – REVISED APRIL 1996  
DB, DW, NT, OR PW PACKAGE  
(TOP VIEW)  
3-State Outputs Drive Bus Lines or Buffer  
Memory Address Registers  
Inputs Are TTL-Voltage Compatible  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1Y1  
1Y2  
1Y3  
1OE  
1A1  
1A2  
1A3  
1A4  
Flow-Through Architecture Optimizes  
PCB Layout  
2
3
Center-Pin V  
Minimize High-Speed Switching Noise  
and GND Configurations to  
4
1Y4  
CC  
5
GND  
GND  
GND  
GND  
2Y1  
2Y2  
2Y3  
2Y4  
6
V
EPIC (Enhanced-Performance Implanted  
CMOS) 1- m Process  
CC  
7
V
CC  
8
2A1  
2A2  
2A3  
2A4  
2OE  
500-mA Typical Latch-Up Immunity at  
125°C  
9
10  
11  
12  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, and Standard Plastic 300-mil  
DIPs (NT)  
description  
ThIs octal buffer or line driver is designed specifically to improve both the performance and density of 3-state  
memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the  
’ACT11240, this device provides the choice of various combinations of inverting and noninverting outputs.  
The 74ACT11244 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
OUTPUT  
DATA  
OUTPUT  
ENABLE  
INPUT  
Y
A
1OE, 2OE  
H
L
L
X
L
Z
L
H
H
logic symbol  
24  
13  
1OE  
2OE  
EN  
20  
EN  
23  
1A1  
22  
1
2
3
4
17  
16  
15  
14  
9
10  
11  
12  
1Y1  
1Y2  
1Y3  
1Y4  
2A1  
2A2  
2A3  
2A4  
2Y1  
2Y2  
2Y3  
2Y4  
1A2  
21  
1A3  
20  
1A4  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
74ACT11244  
OCTAL BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS  
SCAS006C – AUGUST 1987 – REVISED APRIL 1996  
logic diagram (positive logic)  
24  
13  
1OE  
2OE  
1
23  
9
17  
16  
15  
1A1  
1Y1  
1Y2  
2A1  
2A2  
2Y1  
2Y2  
2
3
10  
22  
1A2  
21  
11  
12  
1A3  
1Y3  
1Y4  
2A3  
2A4  
2Y3  
2Y4  
20  
4
14  
1A4  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V  
+ 0.5 V  
+ 0.5 V  
I
CC  
CC  
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V  
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA  
IK  
I
I
CC  
Output clamp current, I  
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA  
Continuous current through V  
Maximum power dissipation at T = 55°C (in still air) (see Note 2): DB package . . . . . . . . . . . . . . . . . . 0.65 W  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±200 mA  
A
DW package . . . . . . . . . . . . . . . . . . 1.7 W  
NT package . . . . . . . . . . . . . . . . . . . 1.3 W  
PW package . . . . . . . . . . . . . . . . . . . 0.7 W  
Storage temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150 C and a board trace length of 750 mils,  
except for the NT package, which has a trace length of zero.  
recommended operating conditions  
MIN  
4.5  
2
MAX  
UNIT  
V
V
V
V
V
V
Supply voltage  
5.5  
CC  
IH  
IL  
High-level input voltage  
Low-level input voltage  
Input voltage  
V
0.8  
V
0
0
V
V
V
I
CC  
Output voltage  
V
O
CC  
I
High-level output current  
Low-level output current  
Input transition rise or fall rate  
Operating free-air temperature  
–24  
24  
mA  
mA  
ns/V  
°C  
OH  
I
OL  
t/ v  
0
10  
T
–40  
85  
A
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
74ACT11244  
OCTAL BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS  
SCAS006C – AUGUST 1987 – REVISED APRIL 1996  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
A
= 25°C  
PARAMETER  
TEST CONDITIONS  
V
MIN  
MAX  
UNIT  
CC  
MIN  
4.4  
TYP  
MAX  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
4.4  
5.4  
I
I
= –50 A  
OH  
5.4  
3.94  
4.94  
3.8  
V
V
OH  
OL  
= –24 mA  
= –75 mA  
OH  
4.8  
3.85  
I
I
OH  
0.1  
0.1  
0.1  
0.1  
= 50  
A
OL  
0.36  
0.36  
0.44  
0.44  
1.65  
±5  
V
V
I
I
= 24 mA  
= 75 mA  
OL  
OL  
I
I
I
V
= V or GND  
CC  
±0.5  
±0.1  
8
A
A
A
OZ  
O
V = V  
or GND  
or GND,  
±1  
I
I
CC  
CC  
V = V  
I = 0  
O
80  
CC  
I
I
One input at 3.4 V,  
V = V or GND  
Other inputs at GND or V  
CC  
5.5 V  
0.9  
1
mA  
CC  
C
C
5 V  
5 V  
4
pF  
pF  
i
I
CC  
= V or GND  
CC  
V
10  
o
O
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.  
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V  
.
CC  
switching characteristics over recommended operating free-air temperature range,  
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
A
= 25°C  
TYP  
6
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
MIN  
MAX  
UNIT  
ns  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
8.9  
t
t
t
t
t
t
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
9.9  
9.2  
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
A
Y
Y
Y
5.4  
8.6  
6.6  
11.3  
10.5  
9.8  
12.5  
11.4  
10.4  
11.2  
ns  
OE  
OE  
6.7  
7.4  
ns  
7.8  
10.6  
operating characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 1 MHz  
L
TYP  
27  
9
UNIT  
Outputs enabled  
Outputs disabled  
C
Power dissipation capacitance per buffer  
C
pF  
pd  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
74ACT11244  
OCTAL BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS  
SCAS006C – AUGUST 1987 – REVISED APRIL 1996  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CC  
Open  
GND  
TEST  
S1  
S1  
t
/t  
Open  
PLH PHL  
/t  
500 Ω  
From Output  
Under Test  
t
2 × V  
CC  
GND  
PLZ PZL  
t
/t  
PHZ PZH  
C
= 50 pF  
L
500 Ω  
(see Note A)  
Output  
Control  
(low-level  
enabling)  
3 V  
0 V  
LOAD CIRCUIT  
1.5 V  
1.5 V  
t
PZL  
3 V  
0 V  
t
PLZ  
Output  
Waveform 1  
V
Input  
CC  
1.5 V  
1.5 V  
50% V  
CC  
20% V  
S1 at 2 × V  
(see Note B)  
CC  
CC  
CC  
V
V
OL  
t
PLH  
t
PHZ  
t
PHL  
t
PZH  
Output  
Waveform 2  
S1 at GND  
V
OH  
OH  
0 V  
80% V  
50% V  
50% V  
Output  
CC  
CC  
50% V  
CC  
V
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
C includes probe and jig capacitance.  
L
VOLTAGE WAVEFORMS  
NOTES: A.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t = 3 ns, t = 3 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue  
any product or service without notice, and advise customers to obtain the latest version of relevant information  
to verify, before placing orders, that information being relied on is current and complete. All products are sold  
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those  
pertaining to warranty, patent infringement, and limitation of liability.  
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent  
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily  
performed, except those mandated by government requirements.  
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF  
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL  
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR  
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER  
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO  
BE FULLY AT THE CUSTOMER’S RISK.  
In order to minimize risks associated with the customer’s applications, adequate design and operating  
safeguards must be provided by the customer to minimize inherent or procedural hazards.  
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent  
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other  
intellectual property right of TI covering or relating to any combination, machine, or process in which such  
semiconductor products or services might be or are used. TI’s publication of information regarding any third  
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.  
Copyright 1998, Texas Instruments Incorporated  

相关型号:

74ACT11244NTE4

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PW

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PWE4

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PWG4

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PWLE

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PWR

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PWRE4

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11244PWRG4

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
TI

74ACT11245

OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
TI

74ACT11245D

Bus Transceiver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24
YAGEO

74ACT11245D-T

Bus Transceiver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24
YAGEO

74ACT11245DB

OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
TI