74ACT16861DLRG4 [TI]

20-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS;
74ACT16861DLRG4
型号: 74ACT16861DLRG4
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

20-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

光电二极管 输出元件 逻辑集成电路 触发器
文件: 总7页 (文件大小:132K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
54ACT16861, 74ACT16861  
20-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCAS197B – JUNE 1990 – REVISED NOVEMBER 1996  
54ACT16861 . . . WD PACKAGE  
74ACT16861 . . . DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
Inputs Are TTL-Voltage Compatible  
3-State Outputs Drive Bus Lines Directly  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1OEAB  
1B1  
1OEBA  
1A1  
1A2  
GND  
1A3  
1A4  
Flow-Through Architecture Optimizes  
PCB Layout  
2
3
1B2  
GND  
1B3  
4
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
5
6
1B4  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
7
V
V
CC  
CC  
8
1B5  
1B6  
1B7  
GND  
1B8  
1B9  
1B10  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
1A5  
1A6  
1A7  
GND  
1A8  
1A9  
1A10  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
500-mA Typical Latch-Up Immunity at  
125°C  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Package Options Include Shrink Plastic  
Small-Outline 300-mil (DL) Packages Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Packages Using 25-mil Center-to-Center  
Pin Spacings  
description  
The ’ACT16861 are noninverting 20-bit  
transceivers designed for asynchronous  
communication between data buses. The  
control-function implementation minimizes  
external timing requirements.  
V
V
CC  
CC  
2B7  
2B8  
GND  
2A7  
2A8  
GND  
2A9  
2A10  
2OEBA  
The ’ACT16861 can be used as two 10-bit  
transceivers or one 20-bit transceiver. They allow  
data transmission from the A bus to the B bus or  
from the B bus to the A bus, depending upon the  
logic level at the output-enable (OEAB or OEBA)  
inputs. The output-enable inputs can be used to  
disable the device so that the buses are effectively  
isolated.  
2B9  
2B10  
2OEAB  
The 74ACT16861 is packaged in TI’s shrink small-outline package, which provides twice the I/O pin count and  
functionality of standard small-outline packages in the same printed-circuit-board area.  
The 54ACT16861 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
74ACT16861 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT16861, 74ACT16861  
20-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCAS197B – JUNE 1990 – REVISED NOVEMBER 1996  
FUNCTION TABLE  
(each 10-bit section)  
INPUTS  
OPERATION  
OEAB  
OEBA  
Latch A and B  
(A = B)  
L
L
L
H
H
H
L
A to B  
B to A  
H
Isolation  
logic symbol  
56  
EN1  
EN2  
EN3  
EN4  
1OEBA  
1OEAB  
2OEBA  
2OEAB  
1
29  
28  
55  
2
1
1
1
1A1  
1B1  
2
54  
52  
51  
49  
48  
47  
45  
44  
43  
42  
3
5
1A2  
1A3  
1A4  
1A5  
1A6  
1A7  
1A8  
1A9  
1A10  
2A1  
1B2  
1B3  
1B4  
1B5  
1B6  
1B7  
1B8  
1B9  
1B10  
2B1  
6
8
9
10  
12  
13  
14  
15  
3
1
1
4
41  
40  
38  
37  
36  
34  
33  
31  
30  
16  
17  
19  
20  
21  
23  
24  
26  
27  
2A2  
2A3  
2A4  
2A5  
2A6  
2A7  
2A8  
2A9  
2A10  
2B2  
2B3  
2B4  
2B5  
2B6  
2B7  
2B8  
2B9  
2B10  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT16861, 74ACT16861  
20-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCAS197B – JUNE 1990 – REVISED NOVEMBER 1996  
logic diagram (positive logic)  
56  
29  
28  
1OEBA  
2OEBA  
2OEAB  
1
1OEAB  
55  
2
42  
15  
1B1  
2B1  
1A1  
2A1  
To Nine Other Channels  
To Nine Other Channels  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V  
+ 0.5 V  
+ 0.5 V  
I
CC  
CC  
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V  
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA  
IK  
I
I
CC  
Output clamp current, I  
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA  
Continuous current through V  
Maximum power package dissipation at T = 55°C (in still air) (see Note 2): DL package . . . . . . . . . . . 1.4 W  
Storage temperature range, T  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±500 mA  
A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
recommended operating conditions (see Note 3)  
54ACT16861  
MIN NOM  
74ACT16861  
MIN NOM  
UNIT  
MAX  
MAX  
V
V
V
V
V
Supply voltage  
4.5  
2
5
5.5  
4.5  
2
5
5.5  
V
V
CC  
IH  
IL  
High-level input voltage  
Low-level input voltage  
Input voltage  
0.8  
0.8  
V
0
0
V
V
0
0
V
V
V
I
CC  
CC  
Output voltage  
V
O
CC  
CC  
I
I
High-level output current  
Low-level output current  
Input transition rise or fall rate  
Operating free-air temperature  
–24  
24  
–24  
24  
mA  
mA  
ns/V  
°C  
OH  
OL  
t/v  
0
10  
0
10  
T
–55  
125  
–40  
85  
A
NOTE 3: Unused inputs must be held high or low to prevent them from floating.  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT16861, 74ACT16861  
20-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCAS197B – JUNE 1990 – REVISED NOVEMBER 1996  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
A
= 25°C  
54ACT16861  
74ACT16861  
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
4.4  
TYP  
MAX  
MIN  
4.4  
MAX  
MIN  
4.4  
MAX  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
I
= –50 µA  
OH  
5.4  
5.4  
5.4  
V
3.94  
4.94  
3.8  
3.8  
V
OH  
I
I
I
= –24 mA  
= –75 mA  
= 50 µA  
OH  
OH  
OL  
4.8  
4.8  
3.85  
3.85  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
0.36  
0.36  
0.44  
0.44  
1.65  
±1  
0.44  
0.44  
1.65  
±1  
V
OL  
I
I
= 24 mA  
OL  
= 75 mA  
OL  
I
I
I
Control inputs V = V  
or GND  
±0.1  
±0.5  
8
µA  
µA  
µA  
I
I
CC  
A or B ports  
V
= V  
or GND  
±5  
±5  
OZ  
CC  
O
CC  
V = V  
or GND,  
I
O
= 0  
80  
80  
I
CC  
One input at 3.4 V,  
Other inputs at V  
§
5.5 V  
0.9  
1
1
mA  
I  
CC  
or GND  
CC  
or GND  
C
C
Control inputs V = V  
5 V  
5 V  
4.5  
17  
pF  
pF  
i
I
CC  
= V or GND  
CC  
A or B ports  
V
io  
O
§
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.  
For I/O ports, the parameter I includes the input leakage current.  
OZ  
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V  
.
CC  
switching characteristics over recommended operating free-air temperature range,  
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
A
= 25°C  
TYP  
6.5  
54ACT16861  
74ACT16861  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
ns  
MIN  
3.1  
2.9  
2.4  
3.7  
4.9  
4.5  
MAX  
9.2  
10  
MIN  
3.1  
2.9  
2.4  
3.7  
4.9  
4.5  
MAX  
10.4  
11.1  
10  
MIN  
3.1  
2.9  
2.4  
3.7  
4.9  
4.5  
MAX  
10.4  
11.1  
10  
t
t
t
t
t
t
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
A or B  
B or A  
A or B  
A or B  
7.5  
6.6  
9
ns  
OEBA or OEAB  
OEBA or OEAB  
8.5  
11.5  
9.8  
9.3  
12.7  
10.7  
10  
12.7  
10.7  
10  
7.4  
ns  
6.9  
operating characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 1 MHz  
L
TYP  
64  
UNIT  
Outputs enabled  
Outputs disabled  
C
Power dissipation capacitance per transceiver  
C
pF  
pd  
14  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT16861, 74ACT16861  
20-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCAS197B – JUNE 1990 – REVISED NOVEMBER 1996  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CC  
Open  
GND  
TEST  
S1  
S1  
t
/t  
Open  
PLH PHL  
/t  
500 Ω  
From Output  
Under Test  
t
2 × V  
CC  
GND  
PLZ PZL  
t
/t  
PHZ PZH  
C
= 50 pF  
L
500 Ω  
(see Note A)  
LOAD CIRCUIT  
3 V  
0 V  
Timing Input  
Data Input  
1.5 V  
t
w
t
h
t
3 V  
su  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
0 V  
VOLTAGE WAVEFORMS  
VOLTAGE WAVEFORMS  
Output  
Control  
(low-level  
enabling)  
3 V  
0 V  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
t
PZL  
t
t
PHL  
PLH  
t
PLZ  
Output  
Waveform 1  
V
OH  
V
CC  
In-Phase  
Output  
50% V  
50% V  
CC  
50% V  
50% V  
CC  
V
CC  
20% V  
S1 at 2 × V  
(see Note B)  
CC  
CC  
CC  
V
V
OL  
OL  
t
PHZ  
t
PLH  
t
t
PHL  
PZH  
Output  
Waveform 2  
S1 at GND  
V
OH  
OH  
0 V  
Out-of-Phase  
Output  
80% V  
50% V  
50% V  
CC  
CC  
CC  
V
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
includes probe and jig capacitance.  
VOLTAGE WAVEFORMS  
NOTES: A.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t = 3 ns, t = 3 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
24-Jun-2005  
PACKAGING INFORMATION  
Orderable Device  
74ACT16861DL  
74ACT16861DLR  
Status (1)  
ACTIVE  
ACTIVE  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
SSOP  
DL  
56  
20 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SSOP  
DL  
56  
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan  
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS  
&
no Sb/Br)  
-
please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 1  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2005, Texas Instruments Incorporated  

相关型号:

74ACT16862DL

ACT SERIES, DUAL 10-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO56
TI

74ACT16862DLR

ACT SERIES, DUAL 10-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO56
TI

74ACT16863

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16863DL

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16863DLG4

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16863DLR

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16863DLRG4

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16864

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16864DL

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
TI

74ACT16864DL

ACT SERIES, DUAL 9-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-56
ROCHESTER

74ACT16864DLR

暂无描述
TI

74ACT16864WD

9-Bit Bus Transceiver
ETC