ADS5463IPFP [TI]
12-Bit, 500-MSPS Analog-to-Digital Converter; 12 - BIT ， 500 MSPS模拟数字转换器
| 型号： | ADS5463IPFP |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 12-Bit, 500-MSPS Analog-to-Digital Converter |
| 文件： | 总25页 (文件大小：1068K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ADS5463
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
12-Bit, 500-MSPS Analog-to-Digital Converter
FEATURES
•
On-Chip Analog Buffer, Track and Hold, and
Reference Circuit
•
•
•
•
•
•
•
•
•
•
500-MSPS Sample Rate
•
80-Pin TQFP PowerPAD™ Package (14-mm ×
14-mm)
12-Bit Resolution, 10.5 Bits ENOB
2-GHz Input Bandwidth
•
•
Industrial Temperature Range = –40°C to 85°C
SFDR = 75 dBc at 450 MHz and 500 MSPS
SNR = 64.6 dBFS at 450 MHz and 500 MSPS
2.2-Vpp Differential Input Voltage
LVDS-Compatible Outputs
Pin-Similar to ADS5440/ADS5444
APPLICATIONS
•
•
•
•
•
•
Test and Measurement Instrumentation
Software-Defined Radio
Data Acquisition
Power Amplifier Linearization
Communication Instrumentation
Radar
Total Power Dissipation: 2.2 W
Offset Binary Output Format
Output Data Transitions on the Rising and
Falling Edges of a Half-Rate Output Clock
DESCRIPTION
The ADS5463 is a 12-bit, 500-MSPS analog-to-digital converter (ADC) that operates from both a 5-V supply and
3.3-V supply, while providing LVDS-compatible digital outputs. The ADS5463 input buffer isolates the internal
switching of the onboard track and hold (T&H) from disturbing the signal source while providing a
high-impedance input. An internal reference generator is also provided to simplify the system design.
Designed to optimize conversion of wide-bandwidth signals up to 500 MHz of input frequency at 500 MSPS, the
ADS5463 has outstanding low noise and linearity over a large input frequency range. Input signals above 500
MHz can also be converted due to the large input bandwidth of the device.
The ADS5463 is available in an 80-pin TQFP PowerPAD™ package. The ADS5463 is built on state-of-the-art
Texas Instruments complementary bipolar process (BiCom3X) and is specified over the full industrial
temperature range (–40°C to 85°C).
VIN
VIN
+
+
A1
TH1
TH2
A2
TH3
A3
ADC3
S
S
–
–
ADC1
DAC1
ADC2
DAC2
VREF
Reference
5
5
5
Digital Error Correction
CLK
CLK
Timing
OVR
OVR
DRY
DRY
D[11:0]
B0061-03
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006, Texas Instruments Incorporated
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be
more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
PACKAGE/ORDERING INFORMATION
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
PACKAGE
MARKING
ORDERING
NUMBER
TRANSPORT
MEDIA, QUANTITY
PRODUCT
PACKAGE-LEAD
DESIGNATOR(1)
HTQFP-80(2)
PowerPAD
ADS5463IPFP
Tray, 96
ADS5463
PFP
–40°C to 85°C
ADS5463I
ADS5463IPFPR
Tape and reel, 1000
(1) For the most current product and ordering information, see the Package Option Addendum located at the end of this data sheet.
(2) Thermal pad size: 9.5 mm × 9.5 mm (minimum), 10 mm × 10 mm (maximum).
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)(1)
ADS5463
UNIT
AVDD5 to GND
AVDD3 to GND
DVDD3 to GND
6
V
V
Supply voltage
5
5
V
Analog input to GND
Clock input to GND
CLK to CLK
–0.3 to (AVDD5 + 0.3)
V
–0.3 to (AVDD5 + 0.3)
V
±2.5
V
Digital data output to GND
–0.3 to (DVDD3 + 0.3)
V
Operating temperature range
Maximum junction temperature
Storage temperature range
ESD, human-body model (HBM)
–40 to 85
150
°C
°C
°C
kV
–65 to 150
2
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied. Kirkendall voidings and current density information for calculation of expected lifetime is available upon
request.
THERMAL CHARACTERISTICS(1)
PARAMETER
TEST CONDITIONS
TYP
23.7
17.8
16.4
2.99
UNIT
°C/W
°C/W
Soldered thermal pad, no airflow
(2)
R
Soldered thermal pad, 150-LFM airflow
Soldered thermal pad, 250-LFM airflow
Bottom of package (thermal pad)
θJA
(3)
R
θJP
(1) Using 36 thermal vias (6 × 6 array). See PowerPAD Package in the Application Information section.
(2)
(3)
R
θJA is the thermal resistance from the junction to ambient.
RθJP is the thermal resistance from the junction to the thermal pad.
2
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
RECOMMENDED OPERATING CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLIES
AVDD5
AVDD3
DVDD3
Analog supply voltage
Analog supply voltage
Output driver supply voltage
4.75
3
5
3.3
3.3
5.25
3.6
V
V
V
3
3.6
ANALOG INPUT
Differential input range
Input common mode
2.2
2.4
Vpp
V
VCM
DIGITAL OUTPUT (DRY, DATA, OVR)
Maximum differential output load
CLOCK INPUT (CLK)
10
pF
CLK input sample rate (sine wave)
Clock amplitude, differential sine wave
Clock duty cycle
20
500 MSPS
Vpp
3
50%
TA
Open free-air temperature
–40
85
°C
ELECTRICAL CHARACTERISTICS
Typical values at TA = 25°C, minimum and maximum values over full temperature range TMIN = –40°C to TMAX = 85°C,
sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, –1-dBFS differential input,
and 3-VPP differential clock (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Resolution
ANALOG INPUTS
Differential input range
12
Bits
2.2
2.4
500
2.5
2
Vpp
V
VCM
Input common mode
Input resistance (dc)
Each input to ground
Ω
Input capacitance
Each input to ground
pF
Analog input bandwidth (–3 dB)
Common-mode rejection ratio
Dependent on source impedance
Common mode signal = 10 MHz
GHz
dB
CMRR
80
INTERNAL REFERENCE VOLTAGE
VREF Reference voltage
DYNAMIC ACCURACY
No missing codes
2.4
V
Assured
DNL
INL
Differential linearity error
Integral linearity error
Offset error
fIN = 10 MHz
fIN = 10 MHz
–0.95
±0.25
0.95
2.5
11
LSB
LSB
–2.5 +0.8/–0.3
–11
mV
Offset temperature coefficient
Gain error
0.0005
–5
mV/°C
%FS
∆%/°C
dB
5
Gain temperature coefficient
PSRR
–0.02
85
100-kHz supply noise (see Figure 32)
POWER SUPPLY
IAVDD5
IAVDD3
IDVDD3
5-V analog supply current
300
125
82
330
138
88
mA
mA
mA
3.3-V analog supply current
VIN = full scale, fIN = 10 MHz,
fS = 500 MSPS
3.3-V digital supply current (includes
LVDS)
Total power dissipation
Power-up time
2.18
200
2.4
W
µs
3
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
ELECTRICAL CHARACTERISTICS (continued)
Typical values at TA = 25°C, minimum and maximum values over full temperature range TMIN = –40°C to TMAX = 85°C,
sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, –1-dBFS differential input,
and 3-VPP differential clock (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DYNAMIC AC CHARACTERISTICS
fIN = 10 MHz
65.3
65.4
65.3
65.1
65
fIN = 70 MHz
fIN = 100 MHz
fIN = 230 MHz
fIN = 300 MHz
fIN = 450 MHz
fIN = 650 MHz
fIN = 900 MHz
fIN = 1.3 GHz
fIN = 10 MHz
fIN = 70 MHz
fIN = 100 MHz
fIN = 230 MHz
fIN = 300 MHz
fIN = 450 MHz
fIN = 650 MHz
fIN = 900 MHz
fIN = 1.3 GHz
fIN = 10 MHz
fIN = 70 MHz
fIN = 100 MHz
fIN = 230 MHz
fIN = 300 MHz
fIN = 450 MHz
fIN = 650 MHz
fIN = 900 MHz
fIN = 1.3 GHz
fIN = 10 MHz
fIN = 70 MHz
fIN = 100 MHz
fIN = 230 MHz
fIN = 300 MHz
fIN = 450 MHz
fIN = 650 MHz
fIN = 900 MHz
fIN = 1.3 GHz
63.5
63
SNR
SFDR
HD2
Signal-to-noise ratio
Spurious-free dynamic range
Second harmonic
dBFS
64.6
63.9
62.6
59.3
85
82
70
64
82
78
77
dBc
dBc
dBc
75
65
56
45
87
82
70
64
80
81
77
80
77
66
50
85
90
70
64
87
90
HD3
Third harmonic
80
75
65
56
45
4
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
ELECTRICAL CHARACTERISTICS (continued)
Typical values at TA = 25°C, minimum and maximum values over full temperature range TMIN = –40°C to TMAX = 85°C,
sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, –1-dBFS differential input,
and 3-VPP differential clock (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DYNAMIC AC CHARACTERISTICS (continued)
fIN = 10 MHz
86
86
fIN = 70 MHz
fIN = 100 MHz
fIN = 230 MHz
fIN = 300 MHz
fIN = 450 MHz
fIN = 650 MHz
fIN = 900 MHz
fIN = 1.3 GHz
fIN = 10 MHz
fIN = 70 MHz
fIN = 100 MHz
fIN = 230 MHz
fIN = 300 MHz
fIN = 450 MHz
fIN = 650 MHz
fIN = 900 MHz
fIN = 1.3 GHz
fIN = 10MHz
86
77
Worst harmonic/spur (other than HD2
and HD3)
81
dBc
86
85
78
67
80
79
77
75
THD
Total Harmonic Distortion
73
dBc
73
64
55
44
65.2
65.2
65.1
64.7
64.5
64.1
61.5
55.4
45.1
90
fIN = 70MHz
fIN = 100MHz
fIN = 230MHz
fIN = 300MHz
fIN = 450MHz
fIN = 650MHz
fIN = 900MHz
fIN = 1.3GHz
62
SINAD
Signal-to-noise and distortion
dBc
fIN1 = 65 MHz, fIN2 = 70 MHz, each tone at
–7 dBFS
fIN1 = 65 MHz, fIN2 = 70 MHz, each tone at
–16 dBFS
89
82
89
Two-tone SFDR
dBFS
fIN1 = 350 MHz, fIN2 = 355 MHz, each tone
at –7 dBFS
fIN1 = 350 MHz, fIN2 = 355 MHz, each tone
at –16 dBFS
fIN = 100 MHz
10
10.5
10.4
0.7
ENOB
Effective number of bits
RMS idle-channel noise
Bits
fIN = 300 MHz
Inputs tied to common-mode
LSB
LVDS DIGITAL OUTPUTS
VOD
VOC
Differential output voltage (±)
Common mode output voltage
TA = 25°C
247
400
454
mV
V
1.125
1.375
5
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
Sample
N–1
N+4
N+2
ta
N
N+1
N+3
N+5
tCLKH
tCLKL
CLK
CLK
Latency = 3.5 Clock Cycles
tDRY
DRY
DRY
tDATA
D[11:0], OVR
N–1
N
N+1
D[11:0], OVR
T0158-01
Figure 1. Timing Diagram
TIMING CHARACTERISTICS(1)
Typical values at TA = 25°C, Min and Max values over full temperature range TMIN = –40°C to TMAX = 85°C, sampling rate =
500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-VPP differential clock (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
200
160
3.5
MAX
UNIT
ps
ta
Aperture delay
Aperture jitter, rms
Latency
fs
cycles
ns
tCLK
Clock period
2
1
50
tCLKH
tCLKL
tDRY
Clock pulse duration, high
Clock pulse duration, low
CLK to DRY delay(2)
CLK to DATA/OVR delay(2)
DATA to DRY skew
DRY/DATA/OVR rise time
DRY/DATA/OVR fall time
ns
1
ns
Zero crossing, 7-pF differential loading
Zero crossing, 7-pF differential loading
tDATA – tDRY, 7-pF differential loading
7-pF differential loading
800
600
–350
1100
1100
0
1400
1600
350
ps
tDATA
tSKEW
tRISE
tFALL
ps
ps
500
500
ps
7-pF differential loading
ps
(1) Timing parameters are assured by design or characterization, but not production tested.
(2) DRY, DATA, and OVR are updated on the falling edge of CLK. The latency must be added to tDATA to determine the overall propagation
delay.
6
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
PIN CONFIGURATION
PFP PACKAGE
(TOP VIEW)
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
DVDD3
GND
AVDD5
NC
1
2
60
D3
59
D3
D2
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
3
4
D2
NC
D1
5
VREF
GND
AVDD5
GND
CLK
D1
6
D0
7
8
D0
9
GND
DVDD3
NC
NC
NC
NC
NC
NC
NC
NC
OVR
OVR
10
11
12
13
14
15
16
17
18
19
20
ADS5463
CLK
GND
AVDD5
AVDD5
GND
AIN
AIN
GND
AVDD5
GND
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
P0027-02
7
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
PIN CONFIGURATION (continued)
Table 1. TERMINAL FUNCTIONS
TERMINAL
DESCRIPTION
NAME
AIN
NO.
16
Differential input signal (positive)
Differential input signal (negative)
AIN
17
3, 8, 13, 14, 19, 21,
23, 25, 27, 31
AVDD5
Analog power supply (5 V)
Analog power supply (3.3 V) (Suggestion for ≤250 MSPS: leave option to connect to 5 V for
ADS5440/4 compatibility)
AVDD3
DVDD3
35, 37, 39
1, 51, 66
Output driver power supply (3.3 V)
2, 7, 9, 12, 15, 18,
20, 22, 24, 26, 28,
30, 32, 34, 36, 38,
40, 52, 65
GND
Ground
CLK
10
11
Differential input clock (positive). Conversion is initiated on rising edge.
Differential input clock (negative)
CLK
D0, D0
54, 53
LVDS digital output pair, least-significant bit (LSB)
D1–D10,
D1–D10
55–64,
67–76
LVDS digital output pairs
D11, D11
78, 77
80, 79
LVDS digital output pair, most-significant bit (MSB)
Data ready LVDS output pair
DRY, DRY
No connect (4 and 5 should be left floating, 43–50 are possible future bit additions for this pinout
and therefore can be connected to a digital bus or left floating)
NC
4, 5, 43–50
42, 41
Overrange indicator LVDS output. A logic high signals an analog input in excess of the full-scale
range.
OVR, OVR
Pin 29 is reserved for possible future Vcm output for this pinout; pin 33 is reserved for possible
future power-down control pin for this pinout.
RESERVED
VREF
29, 33
6
Reference voltage
8
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
SPECTRAL PERFORMANCE
FFT FOR 30-MHz INPUT SIGNAL
SPECTRAL PERFORMANCE
FFT FOR 100-MHz INPUT SIGNAL
0
−20
0
−20
SFDR = 82.4 dBc
SINAD = 65.3 dBFS
SNR = 65.4 dBFS
THD = 79 dBc
SFDR = 80.6 dBc
SINAD = 65.1 dBFS
SNR = 65.3 dBFS
THD = 77.1 dBc
−40
−40
−60
−60
−80
−80
−100
−120
−100
−120
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
G001
G002
Figure 2.
Figure 3.
SPECTRAL PERFORMANCE
FFT FOR 230-MHz INPUT SIGNAL
SPECTRAL PERFORMANCE
FFT FOR 300-MHz INPUT SIGNAL
0
−20
0
−20
SFDR = 77.5 dBc
SFDR = 77.1 dBc
SINAD = 64.7 dBFS
SNR = 65.2 dBFS
THD = 73.7 dBc
SINAD = 64.5 dBFS
SNR = 65 dBFS
THD = 73.1 dBc
−40
−40
−60
−60
−80
−80
−100
−120
−100
−120
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
G003
G004
Figure 4.
Figure 5.
9
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
SPECTRAL PERFORMANCE
FFT FOR 450-MHz INPUT SIGNAL
SPECTRAL PERFORMANCE
FFT FOR 650-MHz INPUT SIGNAL
0
−20
0
−20
SFDR = 74.3 dBc
SINAD = 64.3 dBFS
SNR = 64.8 dBFS
THD = 73 dBc
SFDR = 65.5 dBc
SINAD = 61.8 dBFS
SNR = 64 dBFS
THD = 64.9 dBc
−40
−40
−60
−60
−80
−80
−100
−120
−100
−120
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
G005
G006
Figure 6.
Figure 7.
SPECTRAL PERFORMANCE
FFT FOR 900-MHz INPUT SIGNAL
SPECTRAL PERFORMANCE
FFT FOR 1,300-MHz INPUT SIGNAL
0
−20
0
−20
SFDR = 55.5 dBc
SINAD = 55.3 dBFS
SNR = 62.8 dBFS
THD = 55.1 dBc
SFDR = 45.6 dBc
SINAD = 45.1 dBFS
SNR = 59.3 dBFS
THD = 44.3 dBc
−40
−40
−60
−60
−80
−80
−100
−120
−100
−120
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
G007
G008
Figure 8.
Figure 9.
10
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
TWO-TONE INTERMODULATION DISTORTION
(FFT FOR 65.1 MHz AND 70.1 MHz AT –7 dBFS)
TWO-TONE INTERMODULATION DISTORTION
(FFT FOR 65.1 MHz AND 70.1 MHz AT –16 dBFS)
0
−20
0
−20
f
f
= 65.1 MHz, −7 dBFS
= 70.1 MHz, −7 dBFS
f
f
= 65.1 MHz, −16 dBFS
= 70.1 MHz, −16 dBFS
IN1
IN2
IN1
IN2
IMD3 = 90.5 dBFS
SFDR = 90.3 dBFS
IMD3 = 96.1 dBFS
SFDR = 88.8 dBFS
−40
−40
−60
−60
−80
−80
−100
−120
−100
−120
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
G009
G010
Figure 10.
Figure 11.
TWO-TONE INTERMODULATION DISTORTION
(FFT FOR 350 MHz AND 355 MHz AT –7 dBFS)
TWO-TONE INTERMODULATION DISTORTION
(FFT FOR 350 MHz AND 355 MHz AT –16 dBFS)
0
−20
0
−20
f
f
= 350 MHz, −7 dBFS
= 355 MHz, −7 dBFS
f
f
= 350 MHz, −16 dBFS
= 355 MHz, −16 dBFS
IN1
IN2
IN1
IN2
IMD3 = 81.6 dBFS
SFDR = 81.6 dBFS
IMD3 = 101.1 dBFS
SFDR = 88.9 dBFS
−40
−40
−60
−60
−80
−80
−100
−120
−100
−120
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
0
25 50 75 100 125 150 175 200 225 250
Frequency − MHz
G011
G012
Figure 12.
Figure 13.
11
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
FULLSCALE GAIN RESPONSE
vs
INPUT FREQUENCY
DIFFERENTIAL NONLINEARITY
4
3
0.3
0.2
f
f
= 500 MSPS
S
= 10 MHz
IN
2
1
0.1
0
−1
−2
−3
−4
−5
−6
0.0
−0.1
−0.2
−0.3
f
A
= 500 MSPS
S
= –1 dBFS
IN
0
200 400 600 800 100012001400160018002000
50
550 1050 1550 2050 2550 3050 3550 4050
Code
f
IN
− Input Frequency − MHz
G013
G014
Figure 14.
Figure 15.
INTEGRAL NONLINEARITY
NOISE HISTOGRAM WITH INPUTS SHORTED
1.0
0.8
60
55
50
45
40
35
30
25
20
15
10
5
f
f
= 500 MSPS
S
f
S
= 500 MSPS
= 10 MHz
IN
0.6
0.4
0.2
0.0
−0.2
−0.4
−0.6
−0.8
−1.0
0
50
550 1050 1550 2050 2550 3050 3550 4050
Code
2050
2049
2048
2047
2046
Code Number
G015
G016
Figure 16.
Figure 17.
12
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
AC PERFORMANCE
AC PERFORMANCE
vs
vs
INPUT AMPLITUDE (100-MHz INPUT SIGNAL)
INPUT AMPLITUDE (300-MHz INPUT SIGNAL)
120
100
80
120
100
80
SFDR (dBFS)
SNR (dBFS)
SFDR (dBFS)
SNR (dBFS)
60
60
40
40
SFDR (dBc)
SFDR (dBc)
20
20
0
0
SNR (dBc)
SNR (dBc)
−20
−40
−60
−20
−40
−60
f
f
= 500 MSPS
= 100.3 MHz
f
f
= 500 MSPS
= 301.1 MHz
S
S
IN
IN
−120
−100
−80
−60
−40
−20
0
−120
−100
−80
−60
−40
−20
0
Input Amplitude − dBFS
Input Amplitude − dBFS
G017
G018
Figure 18.
Figure 19.
AC PERFORMANCE
vs
INPUT AMPLITUDE (350-MHz AND 355-MHz TWO-TONE
INPUT SIGNAL)
SFDR
vs
CLOCK DUTY CYCLE
85
80
75
70
65
60
55
50
100
f
= 100 MHz
IN
Worst Spur (dBFS)
SNR (dBFS)
80
60
40
20
0
f
= 300 MHz
IN
Worst Spur (dBc)
SNR (dBc)
f
f
f
= 500 MSPS
S
= 350 MHz
= 355 MHz
IN1
IN2
f
S
= 500 MSPS
30
−20
20
40
50
60
70
80
−80 −70 −60 −50 −40 −30 −20 −10
0
Duty Cycle − %
Input Amplitude − dBFS
G021
G020
Figure 20.
Figure 21.
13
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
SFDR
vs
CLOCK LEVEL
SNR
vs
CLOCK LEVEL
80
79
78
77
76
75
74
73
72
71
66.0
65.5
65.0
64.5
64.0
63.5
63.0
62.5
f
= 100 MHz
f
= 100 MHz
= 300 MHz
IN
IN
f
IN
f
= 300 MHz
IN
f
S
= 500 MSPS
f
S
= 500 MSPS
4
0
1
2
3
4
5
0
1
2
3
5
Clock Amplitude − V
Clock Amplitude − V
P−P
P−P
G022
G023
Figure 22.
Figure 23.
SFDR
vs
SNR
vs
CLOCK COMMON MODE
CLOCK COMMON MODE
66
65
64
63
62
61
60
85
80
75
70
65
60
f
= 100 MHz
IN
f
= 100 MHz
IN
f
IN
= 300 MHz
f
IN
= 300 MHz
f
S
= 500 MSPS
1
f
S
= 500 MSPS
1
0
2
3
4
5
0
2
3
4
5
Clock Common Mode − V
Clock Common Mode − V
G024
G025
Figure 24.
Figure 25.
14
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
SFDR
SNR
vs
vs
AVDD5 ACROSS TEMPERATURE
AVDD5 ACROSS TEMPERATURE
80
75
70
65
60
55
67.0
66.5
66.0
65.5
65.0
64.5
64.0
63.5
63.0
f
f
= 500 MSPS
S
= 100 MHz
IN
T
= −405C
A
T
= 05C
A
T
= 255C
A
T
A
= 05C
T
A
= 405C
T
= 405C
A
T
A
= 655C
T
= 655C
= 855C
T
= 255C
A
A
T
= −405C
A
T
A
T
A
= 855C
T
A
= 1005C
f
f
= 500 MSPS
= 100 MHz
S
IN
T
A
= 1005C
4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5
4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5
AV − Supply Voltage − V
DD
AV − Supply Voltage − V
DD
G026
G027
Figure 26.
Figure 27.
SFDR
SNR
vs
vs
AVDD3 ACROSS TEMPERATURE
AVDD3 ACROSS TEMPERATURE
80
78
76
74
72
70
68
66.5
66.0
65.5
65.0
64.5
64.0
63.5
T
A
= 405C
T
= 255C
A
T
= −405C
A
T
A
= 05C
T
= 05C
A
T
= 255C
A
T
= 655C
A
T
A
= 405C
T
A
= 655C
T
A
= 855C
T
A
= 855C
T
A
= 1005C
T
A
= −405C
f
S
= 500 MSPS
= 100 MHz
f
f
= 500 MSPS
= 100 MHz
S
IN
T
A
= 1005C
f
IN
2.7
2.9
3.1
3.3
3.5
3.7
2.7
2.9
3.1
3.3
3.5
3.7
AV − Supply Voltage − V
DD
AV − Supply Voltage − V
DD
G028
G029
Figure 28.
Figure 29.
15
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
SFDR
SNR
vs
vs
DVDD3 ACROSS TEMPERATURE
DVDD3 ACROSS TEMPERATURE
80
78
76
74
72
70
68
66.5
66.0
65.5
65.0
64.5
64.0
63.5
f
f
= 500 MSPS
S
= 100 MHz
IN
T
= 255C
A
T
= −405C
A
T
= 405C
A
T
A
= 05C
T = 05C
A
T
= 255C
= 655C
A
T
A
= 655C
T
= 405C
A
T
A
= 855C
T
A
T
A
= −405C
T
= 855C
A
T
= 1005C
A
f
f
= 500 MSPS
= 100 MHz
S
IN
T
A
= 1005C
2.7
2.9
3.1
3.3
3.5
3.7
2.7
2.9
3.1
3.3
3.5
3.7
DV − Supply Voltage − V
DD
DV − Supply Voltage − V
DD
G030
G031
Figure 30.
Figure 31.
PSRR
vs
CMRR
vs
SUPPLY INJECTED FREQUENCY
COMMON-MODE INPUT FREQUENCY
100
90
80
70
60
50
40
100
90
80
70
60
50
40
30
20
10
0
f
S
= 500 MSPS
AVDD3
AVDD5
f
f
= 500 MSPS
S
IN
= None
0.01
0.1
1
10
100
0.1
1
10
100
1000
Frequency − MHz
Common-Mode Input Frequency − MHz
G032
G033
Figure 32.
Figure 33.
16
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
Typical plots at TA = 25°C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V,
DVDD3 = 3.3 V, and 3-VPP differential clock, (unless otherwise noted)
SNR vs INPUT FREQUENCY AND SAMPLING FREQUENCY
550
63
64
62
64
61
65
63
500
450
400
350
300
250
65
64
63
62
65
64
63
62
58
59
61
200
170
65
10
100
58
200
300
60
400
500
600
700
800
65
900
1000
67
fIN - Input Frequency - MHz
57
59
61
62
63
64
66
SNR - dBFS
M0048-09
Figure 34.
SFDR vs INPUT FREQUENCY AND SAMPLING FREQUENCY
550
70
60
75
80
75
55
65
500
450
400
350
300
250
80
80
70
75
65
55
80
60
80
85
70
75
85
60
55
200
170
65
80
10
100
200
300
400
500
600
700
800
900
1000
90
fIN - Input Frequency - MHz
45
50
55
60
65
70
75
80
85
SFDR - dBc
Figure 35.
M0048-10
17
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
APPLICATION INFORMATION
Theory of Operation
The ADS5463 is a 12-bit, 500-MSPS, monolithic-pipeline, analog-to-digital converter. Its bipolar analog core
operates from 5-V and 3.3-V supplies, while the output uses a 3.3-V supply to provide LVDS-compatible outputs.
The conversion process is initiated by the rising edge of the external input clock. At that instant, the differential
input signal is captured by the input track-and-hold (T&H), and the input sample is sequentially converted by a
series of lower resolution stages, with the outputs combined in a digital correction logic block. Both the rising and
the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This
process results in a data latency of 3.5 clock cycles, after which the output data is available as a 12-bit parallel
word, coded in offset binary format.
Input Configuration
The analog input for the ADS5463 consists of an analog pseudodifferential buffer followed by a bipolar transistor
track-and-hold. The analog buffer isolates the source driving the input of the ADC from any internal switching.
The input common mode is set internally through a 500-Ω resistor connected from 2.4 V to each of the inputs.
This results in a differential input impedance of 1 kΩ.
For a full-scale differential input, each of the differential lines of the input signal (pins 16 and 17) swings
symmetrically between 2.4 V + 0.55 V and 2.4 V – 0.55 V. This means that each input has a maximum signal
swing of 1.1 Vpp for a total differential input signal swing of 2.2 Vpp. The maximum swing is determined by the
internal reference voltage generator, eliminating the need for any external circuitry for this purpose.
The ADS5463 obtains optimum performance when the analog inputs are driven differentially. The circuit in
Figure 36 shows one possible configuration using an RF transformer with termination either on the primary or on
the secondary of the transformer. In addition, the evaluation module is configured with two back-to-back
transformers, which also demonstrates good performance. If voltage gain is required, a step-up transformer can
be used.
Besides the transformer configurations, Texas Instruments offers a wide selection of single-ended operational
amplifiers that can be selected depending on the application. An RF gain-block amplifier, such as Texas
Instruments' THS9001, can also be used for high-input-frequency applications. For large voltage gains at
intermediate-frequencies in the 50-MHz–500-MHz range, the configuration shown in Figure 37 can be used. The
component values can be tuned for different intermediate frequencies. The example shown is located on the
evaluation module and is tuned for an IF of 170 MHz. More information regarding this configuration can be found
in the ADS5463 EVM User Guide (SLAU194) and the THS9001 50 MHz to 350 MHz Cascadeable Amplifier data
sheet (SLOS426).
Z0
R0
50 W
50 W
AIN
R
200 W
AC Signal
Source
ADS5463
AIN
Mini-Circuits
JTX-4-10T
S0176-03
Figure 36. Converting a Single-Ended Input to a Differential Signal Using an RF Transformer
18
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
Application Information (continued)
1000 pF
1000 pF
THS9001
VIN
VIN
AIN
AIN
50 W
50 W
18 mH
39 pF
ADS5463
0.1 mF
THS9001
1000 pF
1000 pF
S0177-03
Figure 37. Using the THS9001 IF Amplifier With the ADS5463
VIN
From
50 W
Source
100 W
348 W
+5V
78.9 W
49.9 W
49.9 W
0.22 mF
100 W
AIN
ADS5463
THS4509
CM
18 pF
VREF
AIN
49.9 W
0.22 mF
78.9 W
49.9 W
0.22 mF
0.1 mF
0.1 mF
348 W
S0193-02
Figure 38. Using the THS4509 With the ADS5463
For applications requiring dc-coupling with the signal source, a differential input/differential output amplifier like
the THS4509 (see Figure 38) is a good solution, as it minimizes board space and reduces the number of
components.
In this configuration, the THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to
differential, and sets the proper input common-mode voltage to the ADS5463. The 50-Ω resistors and 18-pF
capacitor between the THS4509 outputs and ADS5463 inputs (along with the input capacitance of the ADC) limit
the bandwidth of the signal to about 70 MHz (–3 dB). Input termination is accomplished via the 78.9-Ω resistor
and 0.22-µF capacitor to ground, in conjunction with the input impedance of the amplifier circuit. A 0.22-µF
capacitor and 49.9-Ω resistor are inserted to ground across the 78.9-Ω resistor and 0.22-µF capacitor on the
alternate input to balance the circuit. Gain is a function of the source impedance, termination, and 348-Ω
feedback resistor. See the THS4509 data sheet for further component values to set proper 50-Ω termination for
other common gains. Because the ADS5463 recommended input common-mode voltage is 2.4 V, the THS4509
is operated from a single power supply input with V S+ = 5 V and V S– = 0 V (ground). This maintains maximum
headroom on the internal transistors of the THS4509.
Clock Inputs
The ADS5463 clock input can be driven with either a differential clock signal or a single-ended clock input, with
little or no difference in performance between both configurations. In low-input-frequency applications, where
jitter may not be a big concern, the use of a single-ended clock (see Figure 39) could save some cost and board
space without any trade-off in performance. When clocked with this configuration, it is best to connect CLK to
ground with a 0.01-µF capacitor, while CLK is ac-coupled with a 0.01-µF capacitor to the clock source, as shown
in Figure 39.
19
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
Application Information (continued)
Square Wave or
CLK
Sine Wave
0.01 mF
ADS5463
CLK
0.01 mF
S0168-05
Figure 39. Single-Ended Clock
0.1 mF
Clock
CLK
Source
ADS5463
CLK
S0194-02
Figure 40. Differential Clock
For jitter-sensitive applications, the use of a differential clock has some advantages (as with any other ADC) at
the system level. The differential clock allows for common-mode noise rejection at the PCB level. With a
differential clock, the signal-to-noise ratio of the ADC is better for high intermediate frequency applications
because the board clock jitter is superior.
A differential clock also allows for the use of bigger clock amplitudes without exceeding the absolute maximum
ratings. In the case of a sinusoidal clock, this results in higher slew rates and reduces the impact of clock noise
on jitter. Figure 40 shows this approach. See Clocking High Speed Data Converters (SLYT075) for more details.
The common-mode voltage of the clock inputs is set internally to 2.4 V using internal 1-kΩ resistors. It is
recommended to use ac coupling, but if this scheme is not possible due to, for instance, asynchronous clocking,
the ADS5463 features good tolerance to clock common-mode variation (see Figure 24 and Figure 25).
Additionally, the internal ADC core uses both edges of the clock for the conversion process. Ideally, a 50%
duty-cycle clock signal should be provided.
Digital Outputs
The ADC provides 12 data outputs (D11 to D0, with D11 being the MSB and D0 the LSB), a data-ready signal
(DRY), and an overrange indicator (OVR) that equals a logic high when the output reaches the full-scale limits.
The output format is offset binary. It is recommended to use the DRY signal to capture the output data of the
ADS5463. DRY is source-synchronous to the DATA/OVR bits and operates at the same frequency, creating a
half-rate DDR interface that updates data on both the rising and falling edges of DRY. The ADS5463 digital
outputs are LVDS-compatible. Due to the high data rates, care should be taken not to overload the digital
outputs with too much capacitance, which shortens the data-valid timing window. The values given for timing
were obtained with a measured 14-pF parasitic board capacitance to ground on each LVDS line (or 7-pF
differential parasitic capacitance).
20
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
Application Information (continued)
Power Supplies
The use of low-noise power supplies with adequate decoupling is recommended. Linear supplies are the
preferred choice versus switched ones, which tend to generate more noise components that can be coupled to
the ADS5463. The ADS5463 uses three power supplies. For the analog portion of the design, a 5-V and 3.3-V
AVDD is used, while the digital portion uses a 3.3-V supply (DVDD). All the ground pins are marked as GND,
although analog and digital grounds are not tied together inside the package. The PSRR value and plot given
were obtained by calibrating out the effect of the supply decoupling capacitors. With the decoupling capacitors in
place, the board-level PSRR is actually much higher than the stated value for the ADC.
Layout Information
The evaluation board represents a good guideline of how to lay out the board to obtain the maximum
performance from the ADS5463. General design rules, such as the use of multilayer boards, single ground plane
for ADC ground connections, and local decoupling ceramic chip capacitors, should be applied. The input traces
should be isolated from any external source of interference or noise, including the digital outputs as well as the
clock traces. The clock signal traces should also be isolated from other signals, especially in applications where
low jitter is required like high IF sampling. Besides performance-oriented rules, care must be taken when
considering the heat dissipation of the device. The thermal heat sink should be soldered to the board as
described in the PowerPad Package section. See ADS5463 EVM User Guide (SLAU194) on the TI Web site for
the evaluation board schematic.
PowerPAD Package
The PowerPAD package is a thermally enhanced standard-size IC package designed to eliminate the use of
bulky heatsinks and slugs traditionally used in thermal packages. This package can be easily mounted using
standard printed circuit board (PCB) assembly techniques, and can be removed and replaced using standard
repair procedures.
The PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of
the IC. This provides an extremely low thermal resistance path between the die and the exterior of the package.
The thermal pad on the bottom of the IC can then be soldered directly to the printed circuit board (PCB), using
the PCB as a heatsink.
Assembly Process
1. Prepare the PCB top-side etch pattern including etch for the leads as well as the thermal pad as illustrated in
the Mechanical Data section.
2. Place a 6-by-6 array of thermal vias in the thermal pad area. These holes should be 13 mils in diameter. The
small size prevents wicking of the solder through the holes.
3. It is recommended to place a small number of 25-mil-diameter holes under the package, but outside the
thermal pad area, to provide an additional heat path.
4. Connect all holes (both those inside and outside the thermal pad area) to an internal copper plane (such as a
ground plane).
5. Do not use the typical web or spoke via-connection pattern when connecting the thermal vias to the ground
plane. The spoke pattern increases the thermal resistance to the ground plane.
6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area.
7. Cover the entire bottom side of the PowerPAD vias to prevent solder wicking.
8. Apply solder paste to the exposed thermal pad area and all of the package terminals.
For more detailed information regarding the PowerPAD package and its thermal properties, see either the
PowerPAD Made Easy application brief (SLMA004) or the PowerPAD Thermally Enhanced Package application
report (SLMA002).
21
Submit Documentation Feedback
ADS5463
www.ti.com
SLAS515–NOVEMBER 2006
PSRR is
a
measure of the ability to reject
frequencies present on the power supply. The
injected frequency level is translated into dBFS, the
spur in the output FFT is measured in dBFS, and the
difference is the PSRR in dB. The measurement
calibrates out the benefit of the board supply
decoupling capacitors.
DEFINITION OF SPECIFICATIONS
Analog Bandwidth
The analog input frequency at which the power of the
fundamental is reduced by 3 dB with respect to the
low-frequency value
Aperture Delay
Signal-to-Noise Ratio (SNR)
The delay in time between the rising edge of the
input sampling clock and the actual time at which the
sampling occurs
SNR is the ratio of the power of the fundamental (PS)
to the noise floor power (PN), excluding the power at
dc and in the first five harmonics.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay
P
10
P
S
SNR + 10log
N
(2)
Clock Pulse Duration/Duty Cycle
SNR is either given in units of dBc (dB to carrier)
when the absolute power of the fundamental is used
as the reference, or dBFS (dB to full scale) when the
power of the fundamental is extrapolated to the
converter’s full-scale range.
The duty cycle of a clock signal is the ratio of the
time the clock signal remains at a logic high (clock
pulse duration) to the period of the clock signal,
expressed as a percentage.
Differential Nonlinearity (DNL)
Signal-to-Noise and Distortion (SINAD)
SINAD is the ratio of the power of the fundamental
(PS) to the power of all the other spectral
components including noise (PN) and distortion (PD),
but excluding dc.
An ideal ADC exhibits code transitions at analog
input values spaced exactly 1 LSB apart. DNL is the
deviation of any single step from this ideal value,
measured in units of LSB.
Common-Mode Rejection Ratio (CMRR)
P
S
CMRR measures the ability to reject signals that are
presented to both analog inputs simultaneously. The
injected common-mode frequency level is translated
into dBFS, the spur in the output FFT is measured in
dBFS, and the difference is the CMRR in dB.
SINAD + 10log
10
P
) P
N
D
(3)
SINAD is either given in units of dBc (dB to carrier)
when the absolute power of the fundamental is used
as the reference, or dBFS (dB to full scale) when the
power of the fundamental is extrapolated to the
converter’s full-scale range.
Effective Number of Bits (ENOB)
ENOB is a measure in units of bits of a converter's
performance as compared to the theoretical limit
based on quantization noise
Temperature Drift
Temperature drift (with respect to gain error and
offset error) specifies the change from the value at
ENOB = (SINAD – 1.76)/6.02
Gain Error
the nominal temperature to the value at TMIN or TMAX
.
Gain error is the deviation of the ADC actual input
full-scale range from its ideal value, given as a
percentage of the ideal input full-scale range.
It is computed as the maximum variation the
parameters over the whole temperature range
divided by TMIN – TMAX
.
Integral Nonlinearity (INL)
Total Harmonic Distortion (THD)
INL is the deviation of the ADC transfer function from
a best-fit line determined by a least-squares curve fit
of that transfer function. The INL at each analog
input value is the difference between the actual
transfer function and this best-fit line, measured in
units of LSB.
THD is the ratio of the power of the fundamental (PS)
to the power of the first five harmonics (PD).
P
10
P
S
THD + 10log
D
(4)
THD is typically given in units of dBc (dB to carrier).
Offset Error
Two-Tone Intermodulation Distortion (IMD3)
IMD3 is the ratio of the power of the fundamental (at
frequencies f1, f2) to the power of the worst spectral
component at either frequency 2f1 – f2 or 2f2– f1).
IMD3 is given in units of either dBc (dB to carrier)
when the absolute power of the fundamental is used
as the reference, or dBFS (dB to full scale) when the
power of the fundamental is extrapolated to the
converter’s full-scale range.
Offset error is the deviation of output code from
mid-code when both inputs are tied to
common-mode.
Power-Supply Rejection Ratio (PSRR)
22
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
11-Dec-2006
PACKAGING INFORMATION
Orderable Device
ADS5463IPFP
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
HTQFP
PFP
80
80
80
80
96 Green (RoHS & CU NIPDAU Level-3-260C-168 HR
no Sb/Br)
ADS5463IPFPG4
ADS5463IPFPR
ADS5463IPFPRG4
HTQFP
HTQFP
HTQFP
PFP
PFP
PFP
96 Green (RoHS & CU NIPDAU Level-3-260C-168 HR
no Sb/Br)
1000 Green (RoHS & CU NIPDAU Level-3-260C-168 HR
no Sb/Br)
1000 Green (RoHS & CU NIPDAU Level-3-260C-168 HR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Low Power Wireless www.ti.com/lpw
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明