ADS8028_14 [TI]
12-Bit, 1-MSPS, 8-Channel, SAR ADC with Internal Reference and Internal Temperature Sensor;
| 型号： | ADS8028_14 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 12-Bit, 1-MSPS, 8-Channel, SAR ADC with Internal Reference and Internal Temperature Sensor |
| 文件： | 总34页 (文件大小：904K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
12-Bit, 1-MSPS, 8-Channel, SAR ADC
with Internal Reference and Internal Temperature Sensor
Check for Samples: ADS8028
1
FEATURES
DESCRIPTION
The ADS8028 is a 12-bit analog-to-digital converter
23
•
Outstanding Performance:
(ADC), capable of operating at sampling speeds up to
1 MSPS. The device is based on a successive
approximation register (SAR) core and provides an
inherent sample-and-hold (SH) front-end.
–
–
–
–
Throughput: Up to 1 MSPS
No Missing Codes: 12 Bits
INL: ±0.5 LSB
SNR: 72 dB
In addition to having eight analog input channels, the
ADS8028 offers an internal temperature sensor with
0.25°C resolution and an internal voltage reference. A
nine-channel internal multiplexer enables multiple
channels to be selected (including the internal
temperature sensor) that are indefinitely scanned in a
sequential manner. A simple SPI-compatible serial
interface provides easy communication and control
between the device and host controller. The digital
supply can operate from 1.65 V to 5.25 V, enabling
direct interface with a wide range of processors and
controllers.
•
Highly Integrated:
–
–
Eight Analog Inputs
High-Resolution Internal Temperature
Sensor
–
–
Nine-Channel Multiplexer with Channel
Sequencer
Low-Drift Internal Voltage Reference
•
•
Wide Supply Range:
–
–
Analog Supply (AVDD): 2.7 V to 5.25 V
Digital Supply (DVDD): 1.65 V to 5.25 V
At full speed of 1 MSPS, the ADS8028 dissipates
only 17 mW. The device offers flexible power-down
modes to save power when conversions are not
being performed. The ADS8028 performance is
specified over the extended industrial temperature
range of –40°C to +125°C.
Low Power:
–
–
17 mW at 1 MSPS
Flexible Power-Down Modes
•
•
SPI™-Compatible Serial Interface: 20 MHz
Small Footprint: 4-mm × 4-mm, Thin QFN-20
The ADS8028 is ideal for demanding measurement
applications, such as sensor output monitoring,
power-supply monitoring, and printed circuit board
(PCB) hot-spot analysis, and is available in a small
form-factor QFN-20 package.
APPLICATIONS
•
•
•
•
•
•
Programmable Logic Controls (PLCs)
Industrial Process Controls (IPCs)
Telecommunications
AVDD
REF
DVDD
Internal
Reference
Power-Supply Monitoring
Buffer
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
PCB Hot-Spot Analysis
Battery-Powered Applications
SH
ADC
SCLK
DOUT
DIN
Control
Logic
and
CS
Sequencer
PD/RST
TM_BUSY
Internal
Temperature
Sensor
DGND
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
3
SPI is a trademark of Motorola.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2012, Texas Instruments Incorporated
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
PACKAGE
PRODUCT
PACKAGE-LEAD
DESIGNATOR
PACKAGE MARKING
TRANSPORT MEDIA
Tape and Reel
ADS8028
QFN-20
RTJ
ADS8028IRTJ
Tape and Reel
ABSOLUTE MAXIMUM RATINGS(1)
Over operating free-air temperature range, unless otherwise noted.
VALUE
UNIT
AVDD to DGND, AGND
–0.3 to +7
–0.3 to AVDD + 0.3
–0.3 to +0.3
–0.3 to AVDD + 0.3
–0.3 to DVDD + 0.3
–0.3 to DVDD + 0.3
AVDD + 0.3
±10
V
V
DVDD to DGND, AGND
DGND to AGND
V
Analog input (AIN0 to AIN7) to AGND
Digital input (CS, DIN, SCLK, PD/RST) to DGND
Digital output (DOUT, TM_BUSY) to DGND
REF to AGND
V
V
V
V
Input current to any pin (except supply), continuous
Operating temperature range
Storage temperature range
mA
°C
°C
°C
V
–40 to +125
–65 to +150
+150
Maximum junction temperature
Human body model (HBM)
Charge device model (CDM)
±2000
Electrostatic discharge
(ESD) ratings:
±500
V
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
2
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
ELECTRICAL CHARACTERISTICS
Minimum and maximum specifications apply from TA = –40°C to +125°C. Typical specifications are at TA = +25°C.
All specifications at AVDD = 2.7 V to 5.25 V, DVDD = 1.65 V to 5.25 V, fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V
internal, unless otherwise noted.
ADS8028
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUTS
AINx
Analog input voltage
Input capacitance
Input bias current
0
VREF
V
In sample mode
40
8
pF
pF
µA
In hold mode
±0.01
SAMPLING DYNAMICS
SCLK = 20 MHz
660
700
100
ns
µs
Conversion time
TSENSE temperature sensor channel
Full-scale step input
Acquisition time
100
ns
SCLK = 20 MHz, AINx channel
1
10
14
MSPS
Throughput rate
SCLK = 20 MHz, temperature
measurement channel
kSPS
Aperture delay
ns
MHz
MHz
ns
At 3 dB
30
10
Full-power bandwidth
At 0.1 dB
Step response
Overload recovery
DC ACCURACY
Resolution
100
100
ns
12
12
Bits
Bits
No missing codes
INL
Integral nonlinearity
Differential nonlinearity
Offset error
±0.5
±0.5
±2
±1
±0.99
±4.5
LSB
DNL
LSB
LSB
Offset error matching
Offset temperature drift
Gain error
±2.5
4
±4.5
LSB
ppm/°C
LSB
±1
±4
Gain error matching
Gain temperature drift
±1
±2.5
LSB
0.5
ppm/°C
DYNAMIC PERFORMANCE
SNR
Signal-to-noise ratio
50-kHz input, –0.5 dBFS
50-kHz input, –0.5 dBFS
50-kHz input, –0.5 dBFS
50-kHz input, –0.5 dBFS
fA = 40.1 kHz, fB = 41.5 kHz
Second-order terms
70
70
72
71
dB
dB
dB
dB
SINAD
THD
Signal-to-noise and distortion ratio
Total harmonic distortion
Spurious-free dynamic range
–82
84
–77
SFDR
77.5
IMD
Intermodulation distortion
–84
–93
dB
dB
dB
Third-order terms
Channel-to-channel isolation
fIN = 50 kHz, fNOISE = 60 kHz
–100
INTERNAL REFERENCE OUTPUT
Reference output voltage
Long-term stability
±0.3% maximum at +25°C
2.4925
2.5
150
50
1
2.5075
V
ppm
ppm
Ω
Output voltage hysteresis
Internal reference output impedance
Internal reference temperature coefficient
Internal reference noise
12
60
35(1)
ppm/°C
µVRMS
10-MHz bandwidth
(1) Sample tested during initial release to ensure compliance.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum specifications apply from TA = –40°C to +125°C. Typical specifications are at TA = +25°C.
All specifications at AVDD = 2.7 V to 5.25 V, DVDD = 1.65 V to 5.25 V, fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V
internal, unless otherwise noted.
ADS8028
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
EXTERNAL REFERENCE INPUT
External reference input voltage range
1
AVDD
±1
V
DC leakage current
TEMPERATURE SENSOR
Operating range
±0.01
µA
–40
+125
±3
°C
°C
°C
Accuracy
TA = –40°C to +125°C
±1
Resolution
LSB size
0.25
DIGITAL INPUT AND OUTPUT
VIH
0.7 DVDD
0.8 DVDD
V
V
VIL
0.3 DVDD
0.2 DVDD
±1
Logic level
VOH
SDO load = 20 pF, ISOURCE = 500 µA
SDO load = 20 pF, ISINK = 500 µA
V
VOL
V
Input capacitance
5
pF
µA
IIN
Input current
0 V < VDigitalInput < DVDD
±0.01
POWER-SUPPLY REQUIREMENTS
Internal reference mode
2.7
2.7
3.0
3.0
5.25
5.25
External reference mode with
AVDD
DVDD
Analog supply
Digital supply
VEXT_REF ≤ 2.7 V
V
V
External reference mode with
VEXT_REF > 2.7 V
VEXT_REF
1.65
5.25
5.25
3.0
SUPPLY CURRENT
ITOTAL
Total current(2)
AVDD = 3.6 V, DVDD = 3.6 V
AVDD = 5.25 V, DVDD = 5.25 V
AVDD = 3.6 V, DVDD = 3.6 V
AVDD = 5.25 V, DVDD = 5.25 V
AVDD = 3.6 V, DVDD = 3.6 V
AVDD = 3.6 V, DVDD = 3.6 V
5.8
7
6.3
7.5
4.6
5
mA
mA
mA
mA
mA
µA
Operational
Static
Normal mode
4.1
4.5
1.5
1
STANDBY mode
2.5
10
Power-down mode
(2) ITOTAL is the total current flowing in AVDD and DVDD.
4
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum specifications apply from TA = –40°C to +125°C. Typical specifications are at TA = +25°C.
All specifications at AVDD = 2.7 V to 5.25 V, DVDD = 1.65 V to 5.25 V, fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V
internal, unless otherwise noted.
ADS8028
PARAMETER
POWER CONSUMPTION
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Power consumption
AVDD = DVDD = 3.0 V
17
20.9
36.8
14.8
23.6
5.4
18.9
22.7
39.4
16.6
26.2
9
mW
mW
mW
mW
mW
mW
µW
Operational
Static
AVDD = DVDD = 3.6 V
AVDD = DVDD = 5.25 V
AVDD = DVDD = 3.6 V
AVDD = DVDD = 5.25 V
AVDD = DVDD = 3.6 V
AVDD = DVDD = 3.6 V
Normal mode
STANDBY mode
Power-down mode
3.6
36
TEMPERATURE
Operating temperature range
–40
+125
°C
UNITS
°C/W
THERMAL INFORMATION
ADS8028
RTJ (QFN)
20 PINS
32.8
THERMAL METRIC(1)
θJA
Junction-to-ambient thermal resistance
θJCtop
θJB
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
27.8
9.3
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
0.3
ψJB
9.3
θJCbot
1.9
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
PARAMETER MEASUREMENT INFORMATION
TIMING CHARACTERISTICS
tPH_CSZ
tCONV
CS
tACQ
tSU_CSCK
tPH_SCLK
tSCLK
SCLK
1
2
3
4
5
6
13
14
tPL_SCLK
15
16
tDV_CSDO
tD_CKDO
DB11
tHT_CKDO
tDZ_CKDO
ADD3
ADD2
ADD1
ADD0
DB10
DB2
DB1
DB0
DOUT
DIN
3-State
3-State
tSU_CKDI
WRITE
tHT_CKDI
AIN1
REPEAT
AIN0
AIN2
AIN3
EXT_REF
TMP_AVG
STANDBY
Figure 1. Serial Interface Timing Diagram
Timing Requirements for Figure 1(1)
ADS8028
TYP
PARAMETER
fSCLK
DESCRIPTION
TEST CONDITIONS
MIN
MAX
UNIT
MHz
ns
External serial clock frequency
External interface clock time period
SCLK high pulse width
20
tSCLK
50
0.4 tSCLK
0.4 tSCLK
tPH_SCLK
tPL_SCLK
0.6 tSCLK
0.6 tSCLK
ns
SCLK low pulse width
ns
Conversion time:
tSU_CSCK + 13 tSCLK
ns
tCONV
For channels AIN0 to AIN7
fSCLK = 20 MHz
700
100
ns
For internal temperature sensor measurement
CS high pulse width
µs
tPH_CSZ
tACQ
tSU_CSCK
tDV_CSDO
6
100
10
ns
Acquisition time (for channel AINx)
Setup time: CS to SCLK falling edge
Delay time between CS falling edge to DOUT enabled
fSCLK = 20 MHz
ns
ns
17
32
29
28
ns
DVDD = 1.65 V to 3 V
DVDD = 3 V to 3.6 V
DVDD = 3.6 V to 5.25 V
ns
Delay time between SCLK falling edge to (new) data
available on DOUT
tD_CKDO
ns
ns
Hold time: SCLK falling edge to (previous) data valid on
DOUT
tHT_CKDO
tDZ_CKDO
tDZ_CSDO
10
12
ns
ns
ns
Delay time between 16th SCLK falling edge to DOUT
going to high-impedance
27
26
Delay time between CS going high to DOUT going to high-
impedance
tSU_CKDI
DIN setup time before SCLK falling edge
DIN hold time after SCLK falling edge
5
4
ns
ns
ns
µs
tHT_CKDI
tACQ_TMP
tPU_STANDBY
TM_BUSY falling edge to CS falling edge
Power-up time after coming out of STANDBY mode
100
1
6
Internal reference mode,
10-µF capacitor on REF pin
tPOWER_UP
Power-up time after coming out of power-down mode
ms
(1) Specifications apply from TA = –40°C to +125°C, AVDD = 2.7 V to 3.6 V, DVDD = 1.65 V to 5.25 V, VREF = 2.5 V internal, load on
DOUT = 15 pF || 100 kΩ, and tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 0.5 DVDD, unless otherwise
noted.
6
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
PIN CONFIGURATIONS
RTJ PACKAGE(1)
QFN-20
(TOP VIEW)
AIN3
AIN4
AIN5
AIN6
AIN7
1
15 SCLK
14 DOUT
13 DIN
2
3
4
5
Thermal Pad
TM_BUSY
CS
12
11
(1) The exposed thermal pad on the bottom of the package must be soldered to the printed circuit board (PCB) ground for proper
functionality and heat dissipation.
NOTE: NC = no connection.
PIN ASSIGNMENTS
NAME
AGND
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
AVDD
CS
PIN
6
FUNCTION
DESCRIPTION
Supply
Analog ground
18
19
20
1
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Supply
Analog input channel 0
Analog input channel 1
Analog input channel 2
Analog input channel 3
Analog input channel 4
Analog input channel 5
Analog input channel 6
Analog input channel 7
ADC operation supply voltage
Chip select; active low logic input
Digital ground
2
3
4
5
10
11
9
Digital input
Supply
DGND
DIN
13
14
16
Digital input
Digital output
Supply
SPI data input
DOUT
DVDD
SPI data output
ADC interface supply voltage
This pin has no internal connection. Any passive component connected to this
pin does not affect device functionality.
NC
8
—
PD/RST
REF
17
7
Digital input
Analog input/output
Digital input
Dual function pin for power-down and reset operation; active low logic input
ADC internal reference output or ADC external reference input
SPI clock
SCLK
15
Exposed thermal pad; this pin should be soldered to the PCB ground for proper
functionality and heat dissipation
Thermal pad
TM_BUSY
—
Thermal pad
Digital input
Busy output; this pin transitions high and remains high during conversion for
temperature sensor input
12
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
TYPICAL CHARACTERISTICS
All plots at TA = +25°C, AVDD = 3.0 V, DVDD = 3.0 V,
fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V internal, unless otherwise noted.
TYPICAL FFT
INL vs VREF
0
−20
0.6
0.4
fSAMPLE = 1.176 MHz
fIN = 41.68 kHz
fSCLK = 20 MHz
SNR = 72.7 dB
THD = −93.6 dB
Maximum INL
−40
0.2
−60
0
Minimum INL
−80
−0.2
−0.4
−0.6
−100
−120
−140
AVDD = 5 V
DVDD = 5 V
External Reference Mode
0
0
0
50 100 150 200 250 300 350 400 450 500
Input Frequency (kHz)
1
1
1
1.5
2
2
2
2.5
3
3.5 4.5 5
4
Reference Voltage (V)
G000
G001
Figure 2.
Figure 3.
TYPICAL ADC INL
DNL vs VREF
1
0.8
0.6
0.4
0.6
Maximum DNL
0.4
0.2
0.2
0
0
Minimum DNL
−0.2
−0.4
−0.6
−0.8
−1
−0.2
−0.4
−0.6
AVDD = 5 V
DVDD = 5 V
External Reference Mode
512 1024 1536 2048 2560 3072 3584 4096
1.5
2.5
3
3.5 4.5 5
4
ADC Output Code (LSB)
Reference Voltage (V)
G002
G003
Figure 4.
Figure 5.
TYPICAL ADC DNL
ENOB vs VREF
1
0.8
12
11
10
9
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
−1
AVDD = 5 V
DVDD = 5 V
External Reference Mode
8
512 1024 1536 2048 2560 3072 3584 4096
3
4 5
ADC Output Code (LSB)
Reference Voltage (V)
G004
G006
Figure 6.
Figure 7.
8
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
TYPICAL CHARACTERISTICS (continued)
All plots at TA = +25°C, AVDD = 3.0 V, DVDD = 3.0 V,
fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V internal, unless otherwise noted.
VREF vs CURRENT LOAD
SINAD vs VREF
3
2.5
2
75
72
69
66
63
60
1.5
1
AVDD = 5 V
DVDD = 5 V
External Reference Mode
0.5
0
−11 −9 −7 −5 −3 −1
1
3
5
7
9
11
1
1.5
2
2.5
3
3.5
4
4.5
5
Current Load (mA)
Reference Voltage (V)
G007
G011
Figure 8.
Figure 9.
SINAD vs INPUT FREQUENCY FOR VARIOUS SOURCE
IMPEDANCES
THD vs INPUT FREQUENCY FOR VARIOUS SOURCE
IMPEDANCES
74
−70
RIN = 200Ω
RIN = 100Ω
RIN = 50Ω
RIN = 33Ω
RIN = 0Ω
73
−75
−80
−85
−90
72
RIN = 200Ω
RIN = 100Ω
RIN = 50Ω
RIN = 33Ω
71
RIN = 0Ω
70
1k
10k
100k
500k
1k
10k
100k
500k
Input Frequency (dB)
Input Frequency (dB)
G012
G013
Figure 10.
Figure 11.
PSRR vs POWER-SUPPLY RIPPLE FREQUENCY
CROSSTALK vs INPUT REQUENCY
−80
120
110
100
90
−100
−120
−140
80
70
1k
10k
100k
1M
10M
100M
0
50 100 150 200 250 300 350 400 450 500
Input Frequency (dB)
Supply Ripple Frequency (Hz)
G014
G015
Figure 12.
Figure 13.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots at TA = +25°C, AVDD = 3.0 V, DVDD = 3.0 V,
fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V internal, unless otherwise noted.
AVDD POWER vs THROUGHPUT
(AVDD = 3 V)
AVDD POWER vs THROUGHPUT
(AVDD = 5 V)
20
17
14
11
8
30
26
22
18
14
10
AVDD = 3 V
DVDD = 3 V
AVDD = 5 V
DVDD = 5 V
5
0
200
400
600
800
1000
0
200
400
600
800 1000
Throughput (kSPS)
Throughput (kSPS)
G016
G017
Figure 14.
Figure 15.
AVDD CURRENT vs THROUGHPUT
(AVDD = 3 V)
POWER-DOWN CURRENT vs AVDD AT VARIOUS
TEMPERATURES
4
6
5
4
3
2
1
0
125°C
85°C
25°C
3
−40°C
2
1
0
AVDD = 3 V
DVDD = 3 V
2.7
3.2
3.7
4.2
4.7
5.2
0
200
400
600
800
1000
AVDD, Analog Supply Voltage (V)
Throughput (kSPS)
G018
G019
Figure 16.
Figure 17.
AVDD CURRENT vs THROUGHPUT
(AVDD = 5 V)
DNL vs TEMPERATURE
6
1
0.8
5
4
3
2
1
0
0.6
Maximum DNL
0.4
0.2
0
Minimum DNL
−0.2
−0.4
−0.6
−0.8
−1
AVDD = 5 V
DVDD = 5 V
0
200
400
600
800
1000
−40
−15
10
35
60
85
110 125
Throughput (kSPS)
Free−Air Temperature (°C)
G020
G021
Figure 18.
Figure 19.
10
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
TYPICAL CHARACTERISTICS (continued)
All plots at TA = +25°C, AVDD = 3.0 V, DVDD = 3.0 V,
fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V internal, unless otherwise noted.
INL vs TEMPERATURE
OFFSET ERROR vs TEMPERATURE
1
0.8
4
0.6
2
Maximum INL
Minimum INL
0.4
0.2
0
0
−0.2
−0.4
−0.6
−0.8
−1
−2
−4
−40
−15
10
35
60
85
110 125
−40
−15
10
35
60
85
110 125
Free− Air Temperature (dB)
Free−Air Temperature (°C)
G022
G024
Figure 20.
Figure 21.
GAIN ERROR vs TEMPERATURE
SINAD vs AVDD
4
2
75
72
69
66
63
60
0
−2
−4
DVDD = 1.8 V
3.2
−40
−15
10
35
60
85
110 125
2.7
3.7
4.2
4.7
5.2
Free−Air Temperature (°C)
AVDD, Analog Supply Voltage (V)
G025
G026
Figure 22.
Figure 23.
DNL vs AVDD
INL vs AVDD
1
0.8
1
0.8
0.6
0.6
Maximum DNL
Maximum INL
Minimum INL
0.4
0.4
0.2
0.2
0
0
−0.2
−0.4
−0.6
−0.8
−1
−0.2
−0.4
−0.6
−0.8
−1
Minimum DNL
DVDD = 1.8 V
2.7
3.2
3.7
4.2
4.7
5.2
5.7
2.7
3.2
3.7
4.2
4.7
5.2
AVDD, Analog Supply Voltage (V)
AVDD, Analog Supply Voltage (V)
G027
G028
Figure 24.
Figure 25.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots at TA = +25°C, AVDD = 3.0 V, DVDD = 3.0 V,
fSAMPLE = 1 MHz, fSCLK = 20 MHz, and VREF = 2.5 V internal, unless otherwise noted.
OFFSET ERROR vs AVDD
GAIN ERROR vs AVDD
4
4
2
2
0
0
−2
−4
−2
−4
DVDD = 1.8 V
3.2
DVDD = 1.8 V
2.7
3.7
4.2
4.7
5.2
2.7
3.2
3.7
4.2
4.7
5.2
AVDD, Analog Supply Voltage (V)
AVDD, Analog Supply Voltage (V)
G030
G031
Figure 26.
Figure 27.
CROSSTALK vs INPUT FREQUENCY
TEMPERATURE SENSOR ACCURACY
110
105
100
95
1.5
1
0.5
0
90
85
−0.5
−1
80
75
70
−1.5
0
100
200
300
400
500
−40 −25 −10
5
20 35 50 65 80 95 110 125
Input Frequency (kHz)
Temperature (°C)
G032
G034
Figure 28.
Figure 29.
TEMPERATURE SENSOR RESPONSE TO THERMAL SHOCK
– FROM ROOM TEMPERATURE INTO 50°C STIRRED OIL
60
50
40
30
20
10
0
0
20
40
60
80
100
Time (Seconds)
G034
Figure 30.
12
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
OVERVIEW
The ADS8028 is a 12-bit successive-approximation register (SAR) analog-to-digital converter (ADC) that can
support throughput rates up to 1 MSPS. The device features a 2.5-V internal reference, but can also function
with an external reference source. The analog input range is 0 V to VREF. The device supports eight single-ended
analog inputs and integrates an internal temperature sensor. A nine-channel (eight analog inputs plus the internal
temperature sensor) internal multiplexer allows selection of multiple channels to be scanned sequentially.
Additionally, this scan sequence can be repeated indefinitely with minimal intervention.
The internal temperature sensor has a resolution of 0.25°C and measures the ADS8028 die temperature. To
measure the temperature of an external heat source, thermal resistance should be minimized between the heat
source and the ADS8028 thermal pad (refer to the Application Information section for more details).
The ADS8028 consumes only 17 mW of power at 1 MSPS and also provides hardware (PD) and software
(STANDBY) selectable low-power modes for optimal power usage.
The device provides an SPI-compatible serial interface that can operate up to 20 MHz over a wide supply range
(DVDD = 1.65 V to 5.25 V). The ADS8028 operates with one cycle latency, thus the conversion result performed
in one cycle can be read out in the subsequent cycle.
ANALOG INPUTS AND MULTIPLEXER
The ADS8028 has eight single-ended analog input channels (AIN0 to AIN7). Figure 31 shows an equivalent
circuit for each analog input pin. The two diodes, D1 and D2, provide electrostatic discharge (ESD) protection for
the individual analog pins. These diodes can conduct approximately 10 mA of current without causing irreversible
damage to the device. Diode D1 turns on when AINx is greater than AVDD + 0.3 V and diode D2 turns on when
AINx is less than AGND – 0.3 V. Therefore, care must be taken to always ensure that Equation 1 is met.
AGND – 0.3 V < AINx < AVDD + 0.3 V
(1)
AVDD
D1
SW
CSAMPLE
RS
AINx
CPIN
D2
SW is closed during sampling.
SW is open during conversion.
Figure 31. Equivalent Analog Input Circuit
Capacitor CPIN is approximately 8 pF. Resistor RS represents the sampling switch on-state resistance plus the
input multiplexer on-state resistance. The total resistance is approximately 130 Ω. CSAMPLE is the ADC sampling
capacitor, typically 40 pF.
The ADS8028 contains a nine-channel input multiplexer that either allows one of the eight analog input channels
or the internal temperature sensor to be converted. Multiple channels can be converted in a predetermined
sequence; this sequence can be repeated indefinitely with appropriate Control Register settings (refer to the
Modes of Operation section for more details). On power-up, no channel is selected for conversion and SDO
returns all '1's. One write cycle must be executed to select the channels and start the conversion process.
In order to achieve specified signal-to-noise ratio (SNR) and total-harmonic-distortion (THD) performance,
especially at higher input frequencies, it is recommended to drive each analog input pin with a low impedance
source. An external amplifier can also be used to drive the input pins. A simple RC low-pass filter can be used on
the analog input pins to reduce the input signal bandwidth and remove the noise components at higher
frequencies (refer to the Application Information section for more details).
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
TEMPERATURE SENSOR
The internal temperature sensor measures the ADS8028 die temperature. The temperature sensor can be
selected for conversion by setting the TSENSE bit in the Control Register to '1'. The TM_BUSY pin goes high as
soon as the temperature sensor is selected for conversion and remains high until the conversion is completed
(100 µs, max).
The operating temperature range for this internal temperature sensor is limited by the operating temperature
range of the ADS8028 (–40°C to +125°C).
Modes of Operation
The ADS8028 temperature sensor can operate in two modes: normal mode and averaging mode.
Normal Mode
To operate in normal mode (without the averaging feature), the TMP_AVG bit in the Control Register should be
set to '0' and the TSENSE bit in the Control Register should be set to '1'. Output data are the result of a single
conversion performed on the temperature sensor. This mode is the default mode of operation for the temperature
sensor. A single conversion on the temperature sensor takes 100 µs, max.
Averaging Mode
In this mode, the ADS8028 provides rolling average filtering to increase the accuracy of the temperature sensor
measurement. To activate this filter, the TMP_AVG bit in the Control Register should be set to '1'. This bit must
be set to '1' in subsequent write operations for the duration of the filter operation. Resetting the TMP_AVG bit to
'0' resets and deactivates the filter and places the ADS8028 in a normal mode of operation.
When the TMP_AVG and TSENSE bits are both set to '1', the temperature sensor is selected and the conversion
result is sent to the filter block. The filter block output is given by Equation 2:
7
1
New_Average_Result =
(Previous_Average_Result) +
(Current_Result)
(2)
This output can be read during the next conversion cycle. After enabling the averaging feature, the first ADS8028
output data are the same as the temperature sensor conversion result. Averaging starts taking effect from the
subsequent conversion performed on the temperature sensor.
Temperature Sensor Data Format
The temperature sensor, along with the ADC, gives 0.25°C resolution over the operating temperature range. The
temperature reading from the ADC is in 12-bit twos complement format, as shown in Table 1.
Table 1. Temperature Data Format
TEMPERATURE (°C)
DIGITAL OUTPUT
1111 0110 0000
1111 1001 1100
1111 1101 1000
1111 1111 1111
0000 0000 0000
0000 0000 0001
0000 0010 1000
0000 0110 0100
0000 1100 1000
0001 0010 1100
0001 1001 0000
0001 1010 0100
0001 1111 0100
–40
–25
–10
–0.25
0
+0.25
+10
+25
+50
+75
+100
+105
+125
14
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
If the output data MSB is ‘0’, the temperature can be calculated with Equation 3:
ADC_Code
Temperature = VEXT_REF
+ 109.3 - 273.15
10
where:
VEXT_REF is the value of the external reference voltage
If the output data MSB is ‘1’, the temperature can be calculated with Equation 4:
ADC_Code - 4096
(3)
(4)
Temperature = VEXT_REF
+ 109.3 - 273.15
10
where:
VEXT_REF is the value of the external reference voltage
For a 2.5-V reference (internal or external), Equation 3 and Equation 4 simplify to Equation 5 and Equation 6,
respectively.
ADC_Code
Positive Temperature =
4
(5)
(6)
4096 - ADC_Code
Negative Temperature =
4
REFERENCE
The ADS8028 can operate with either an internal voltage reference or an optional external reference. The type of
reference used is set by the EXT_REF bit in the Control Register.
The internal reference is selected when the EXT_REF bit is set to '0'. A 2.5-V output of the internal reference is
available on the REF pin. A 10-µF decoupling capacitor is recommended between the REF and AGND pins. The
reference circuit requires 5.5 ms to charge the decoupling capacitor. The internal reference is capable of
sourcing up to 2 mA of current and is designed to drive the ADS8028. It is recommended to buffer this output for
use elsewhere in the system.
The ADS8028 can operate with an external reference when the EXT_REF bit is set to '1'. An external reference
can be supplied through the REF pin. By default, the ADS8028 powers up in internal reference mode and must
be programmed to function with an external reference. Until such a time, the ADS8028 draws additional current
from the external reference source. This current is limited to 20 mA, using internal protection circuitry. Texas
Instruments' REF5025 can be used as external reference source for the ADS8028.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
ADC TRANSFER FUNCTION
The ADS8028 output is in straight binary format for all analog input channels (AIN0 to AIN7) and is in twos
complement format for the temperature sensor conversion result. The transition in output code occurs at every
LSB step. For the ADS8028, LSB step size is VREF/4096. The ideal ADS8028 transfer characteristic for straight
binary coding is shown in Figure 32.
3FFF
2000
0001
1 LSB
FSR - 1 LSB
VIN
FSR/2
Single-Ended Analog Input
Figure 32. Straight Binary Transfer Characteristic
16
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
SERIAL INTERFACE
Figure 33 shows a detailed ADS8028 serial interface timing diagram. The device uses the serial clock (SCLK) for
internal conversion and for data transfer into and out of the device.
The CS signal defines one frame of conversion and serial transfer. The ADS8028 samples the analog input on
the CS falling edge. The sample-and-hold circuit enters into hold mode and the serial data bus comes out of 3-
state. The subsequent 16 SCLK cycles are used for conversion and data transfer. As shown in Figure 33, the
MUX selects the programmed channel and the sample-and-hold circuit enters into hold mode on the 14th SCLK
falling edge. The DOUT pin goes back to 3-state on the 16th SCLK falling edge or on the CS rising edge
(whichever occurs first). For a valid read or write operation to the ADS8028, 16 clocks must be provided on the
SCLK pin between the CS falling edge to the subsequent CS rising edge. If the CS rising edge occurs before 16
SCLKs have elapsed, the conversion is terminated, the DOUT line goes back into 3-state, and the Control
Register is not updated.
Start of Sampling
CS
SCLK
1
2
3
4
5
6
13
14
15
16
DOUT
DIN
ADD3
ADD2
ADD1
CH0
ADD0
CH1
DB11
CH2
DB10
DB2
DB1
DB0
3-State
3-State
REPEAT
WRITE
TMP_AVG
STANDBY
EXT_REF
CH3
Figure 33. Serial Interface Timing Diagram
Refer to Table 3 for the ADS8028 output data format. Bits ADD[3:0] specify the channel selected for conversion
and bits DB[11:0] are the conversion result for the selected channel.
A CS falling edge brings the DOUT pin out of 3-state and also outputs the ADD3 bit on the DOUT pin. The next
15 bits of data (ADD2 to DB0) are clocked out on the subsequent SCLK falling edges. Therefore, the first SCLK
falling edge outputs the ADD2 bit on DOUT and can also be used by the microcontroller or digital signal
processor (DSP) to read the first bit (ADD3). Similarly, bit DB0 is clocked out on the 15th SCLK falling edge and
can be read by the microcontroller or DSP on the 16th SCLK falling edge. The 16th SCLK falling edge also puts
the DOUT pin into 3-state.
When using a slower SCLK, it may be possible for the microcontroller or DSP to read the data on each SCLK
rising edge. The first SCLK rising edge (after the CS falling edge) reads ADD3 and the 15th SCLK rising edge
reads DB0.
Data provided on the DIN pin are clocked into the ADS8028 on the first 16 SCLK falling edges (after the CS
falling edge). However, if the WRITE bit is not set to '1', the ADS8028 ignores the subsequent 15 bits of data
(refer to the Data Write Operation section for more details).
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
DATA WRITE OPERATION
Control Register Settings
www.ti.com
The ADS8028 operation is controlled by the status of the internal Control Register. Data written into the Control
Register decide the configuration of the ADS8028 for the next conversion cycle. The Control Register is 16 bits
wide, and only supports write operation. The Control Register can be written to with the serial interface. Data on
the DIN pin are loaded into the Control Register on the first 16 SCLK falling edges (after a CS falling edge). The
bit functions are outlined in Table 2. On power-up, the default Control Register content is all '0's.
Table 2. Control Register Bit Functions
MSB
15
14
13
12
11
10
9
8
WRITE
REPEAT
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
LSB
0
7
6
5
4
3
2
1
AIN6
AIN7
TSENSE
X
X
EXT_REF
TMP_AVG
STANDBY
Bit 15
WRITE: Write to Control Register
Enable write operation.
0 = Write disabled; Control Register is not updated and the next 15 bits are ignored (default)
1 = Write enabled; the next 15 bits update the Control Register
Bit 14
REPEAT: Repeat conversion mode
Enable conversion repeat mode (refer to the Modes of Operation section).
0 = Disable repeat conversion mode (default)
1 = Enable repeat conversion mode
Bits[13:6]
Bit 5
AIN[0:7]: Analog input channel selection
Each AINx bit corresponds to the associated analog input channel, AIN0 to AIN7.
0 = AINx channel is not selected for conversion (default)
1 = AINx channel is selected for conversion
TSENSE: Internal temperature sensor selection
Internal temperature sensor selection for conversion in subsequent cycles.
0 = Internal temperature sensor output is not selected for conversion (default)
1 = Internal temperature sensor output is selected for conversion
Bits[4:3]
Bit 2
X: Don’t care
EXT_REF: Reference source selection
This bit selects the reference source for the next conversion.
0 = Internal reference is used for the next conversion (default)
1 = External reference is used for the next conversion
Bit 1
Bit 0
TMP_AVG: Temperature sensor averaging selection
This bit selects the mode of operation for the temperature sensor channel; this bit is ignored
if bit 5 is set to '0'.
0 = Averaging is disabled on the temperature sensor result (default)
1 = Averaging is enabled on the temperature sensor result
STANDBY: STANDBY mode selection
This bit sets the mode (normal or standby) for the ADS8028.
0 = The ADS8028 operates in normal mode (default)
1 = The ADS8028 goes to standby mode in the next cycle
18
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
DATA READ OPERATION
Table 3 shows the ADS8028 output data format. Bits ADD[3:0] specify the channel selected for conversion and
bits DB[11:0] are the conversion result for the selected channel.
Table 3. Channel Address Bits
ADD3
ADD2
ADD1
ADD0
ANALOG INPUT CHANNEL
0
0
0
0
0
0
0
0
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
1
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
TSENSE without averaging
TSENSE with averaging
Analog Input Channel
A CS falling edge brings the DOUT pin out of 3-state and also outputs the ADD3 bit on the DOUT pin. The next
15 bits of data (ADD2 to DB0) are clocked out on the subsequent SCLK falling edges. Therefore, the first SCLK
falling edge outputs the ADD2 bit on DOUT and can also be used by the microcontroller or DSP to read the first
bit (ADD3). Similarly, bit DB0 is clocked out on the 15th SCLK falling edge and can be read by the
microcontroller or DSP on the 16th SCLK falling edge. The 16th SCLK falling edge also puts the DOUT pin into
3-state.
When using a slower SCLK, it may be possible for the microcontroller or DSP to read the data on each SCLK
rising edge. The first SCLK rising edge (after the CS falling edge) reads ADD3 and the 15th SCLK rising edge
reads DB0.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
Internal Temperature Sensor Channel
The internal temperature sensor can be selected for conversion by writing a '1' to the TSENSE bit in the Control
Register. On the next CS falling edge, the TM_BUSY pin goes high and remains high throughout the temperature
sensor conversion process. When the TM_BUSY pin goes high, 16 clocks are required to execute one valid read
or write cycle: to read the previous conversion result and to program the next conversion settings. However, any
subsequent read or write operations are ignored until TM_BUSY goes low; CS is ignored, the Control Register is
not updated, and DOUT returns all '1's.
The ADS8028 takes 100 μs (max) to measure and convert the temperature channel. A TM_BUSY signal falling
edge can be used to initiate a read operation in order to read the temperature conversion result. However, tACQ
must be allowed to elapse between the TM_BUSY falling edge and the subsequent CS falling edge to ensure
that the subsequent conversion has sufficient acquisition time. Figure 34 shows the temperature sensor
conversion sequence.
After TM_BUSY goes high, the temperature conversion can be aborted by writing a '1' to the STANDBY bit in the
first write operation. The device aborts the ongoing conversion and enters STANDBY mode on the 16th SCLK
falling edge.
Integrating and Converting
for TSENSE
tACQ
Waiting for Configuration
Converting for Channel AIN0
CS
1
1
1
16
16
16
SCLK
DOUT
Conversion Result for
Temperature Measurement
Invalid Data
Invalid Data
Command:
Select Channel TSENSE
Command:
Select Channel AIN0
No Write to the
Control Register
DIN
TM_BUSY
Figure 34. Serial Interface Timing Diagram for the Temperature Sensor Conversion
MODES OF OPERATION
Channel Scanning
The ADS8028 offers different modes of operation that can be selected by programming the Control Register.
Channel-scanning modes enable any of the nine channels to be selected for conversion and also allow the
selected channels to be repeatedly converted. Low-power modes allow power consumption and throughput rate
ratio to be optimized.
Single or Multiple Channels: One Conversion
The ADS8028 can be configured to convert any of the nine channels by writing a '1' to the Control Register bit
associated with the desired channel. After power-up, a valid write operation must be executed on the Control
Register to select the desired channel. In this mode, the REPEAT bit in the Control Register should be set to '0'.
The selected channel is converted in the second frame and the conversion result can be clocked out in the third
frame. During the second frame, the Control Register can be written to select the channel to be converted in the
third frame. Figure 35 shows a diagram of this configuration.
Waiting for Configuration
Converting for Channel AIN3
Converting for Channel AIN5
Converting for Channel AIN1
CS
1
1
16
1
1
16
16
16
SCLK
DOUT
Conversion Result for
Channel AIN3
Conversion Result for
Channel AIN5
Invalid Data
Invalid Data
Command:
Select Channel AIN3
Command:
Select Channel AIN5
Command:
Select Channel AIN1
Command:
Select Channel AINx
DIN
Figure 35. Configuring a Conversion and Read with the ADS8028
(One Channel Selected for Conversion, REPEAT = 0)
20
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
If multiple channels are selected by writing a '1' to all associated bits in the Control Register, the ADS8028
converts all selected channels sequentially (in ascending order) in successive frames as defined by the CS
falling edges. When all selected channels in the Control Register are converted, the ADS8028 stops conversions
and waits for a valid write operation to be executed in the Control Register to select the next channel to be
converted. This operation is shown in Figure 36. DOUT returns all '1's if the conversion sequence is completed
or if no channel is selected. When the ADS8028 begins to convert the first channel in the selected channel
sequence, the WRITE bit in the Control Register must be set to '0' in any subsequent frames to avoid interrupting
the selected sequence.
Waiting for Configuration
Converting for Channel AIN2
Converting for Channel AIN7
¼
CS
1
1
16
16
1
16
¼
¼
SCLK
DOUT
Conversion Result for Channel AIN2
Command: Select Channel AIN0
Invalid Data
Invalid Data
Command: Select Channels
AIN2 and AIN7
¼
No Write to the Control Register
DIN
Converting for Channel AIN0
16
Waiting for Configuration
CS
1
1
16
SCLK
DOUT
Conversion Result for Channel AIN7
No Write to the Control Register
Conversion Result for Channel AIN0
No Write to the Control Register
DIN
Figure 36. Configuring a Conversion and Read with the ADS8028
(Numerous Channels Selected for Conversion, REPEAT = 0)
Single or Multiple Channels: Repeated Conversions
The ADS8028 can be programmed to repeatedly convert either a single channel or a sequence of channels
without having to reprogram the Control Register. To operate in this mode, execute a valid write operation to the
Control Register. During this write operation, the REPEAT bit in the Control Register should be set to '1' and the
desired channels should be selected by writing a '1' to the associated bits. Thereafter, the ADS8028 continuously
cycles through the selected channels in ascending order, beginning with the lowest channel and converting all
channels selected in the Control Register. On completion of the sequence, the ADS8028 returns to the first
selected channel in the Control Register and repeats the sequence.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
The ADS8028 continues to operate in repeat mode until a valid write operation is executed to reprogram the
Control Register. When the Control Register is updated, the ADS8028 comes out of repeat mode and begins
operating as per the new programmed settings. Therefore, to continue in repeat mode and to avoid accidentally
overwriting the Control Register, it is recommended that the WRITE bit in the Control Register be set to '0' while
operating in repeat mode. Figure 37 illustrates the repeat mode of operation.
Waiting for Configuration
Converting for Channel AIN2
Converting for Channel AIN5
¼
CS
1
1
1
16
16
16
¼
¼
SCLK
DOUT
Conversion Result for
Channel AIN2
Invalid Data
Invalid Data
Command: Select Channels
AIN2, AIN5, and AIN7, Repeat = 1
¼
No Write to the Control Register
No Write to the Control Register
DIN
Converting for Channel AIN7
Converting for Channel AIN2
Converting for Channel AIN5
CS
1
16
1
16
1
16
SCLK
DOUT
Conversion Result for
Channel AIN5
Conversion Result for
Channel AIN7
Conversion Result for
Channel AIN2
No Write to the Control Register
No Write to the Control Register
No Write to the Control Register
DIN
Figure 37. Configuring a Conversion and Read in Repeat Mode
Low-Power Modes
In normal mode of operation, all internal ADS8028 blocks are always powered up and the device is always ready
to initiate a new conversion. This architecture enables the ADS8028 to support the 1-MSPS rated throughput
rate. However, the ADS8028 also supports two low-power modes that can be used to optimize the power
consumption and throughput rate ratio. In these low-power modes, some internal ADS8028 blocks are powered
up or down as the operation requires. This flexibility reduces the overall power consumption at lower throughput
rates.
STANDBY Mode
In STANDBY mode, only part of the ADS8028 internal circuitry is powered down. The internal reference is not
powered down and, therefore, the ADS8028 can be fully powered up within 1 µs. To enter STANDBY mode, a
valid write operation should be executed to the Control Register with the STANDBY bit set to '1'. The ADS8028
enters STANDBY mode on the CS rising edge following this write operation.
The temperature sensor averaging function is also reset when the device enters STANDBY mode. While in
STANDBY mode, any read operation on the ADS8028 returns all '1's on the DOUT pin.
The ADS8028 remains in STANDBY mode until the STANDBY bit in the Control Register is reset to '0' using a
valid write operation. Then, the ADS8028 starts powering up on the CS rising edge following this write operation.
One valid Control Register write cycle must complete in order to update the desired channels for subsequent
conversions. After successful completion of these two write cycles, the device enters a normal mode of operation
and operates with one cycle latency.
22
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
It takes four serial transfer cycles for the ADS8028 to exit STANDBY mode and transmit the first valid conversion
data, as shown in Figure 38. The first cycle updates the STANDBY bit to '0'; the second cycle selects the
channels and operation mode; the third cycle converts the selected channel; and the result of this conversion can
be clocked out in the fourth cycle.
Device Enters
Standby Mode
Device Starts to Exit
Standby Mode
Waiting for Configuration
In Standby Mode
In Standby Mode
¼
CS
1
16
1
16
1
16
¼
SCLK
DOUT
¼
¼
Invalid Data
1111 1111 1111
1111 1111 1111
Command: Exit Standby Mode,
STANDBY = 0
Command: Enter Standby Mode,
STANDBY = 1
No Write to the
Control Register
DIN
Device Exits
Standby Mode
Waiting for Configuration
Converting for Channel AIN1
Converting for Channel AIN4
CS
1
1
16
1
16
16
SCLK
DOUT
Conversion Result for
Channel AIN1
Invalid Data
Invalid Data
No Write to the
Control Register
Command: Select Channel AIN1,
STANDBY = 0
Command:
Select Channel AIN4
DIN
Figure 38. STANDBY Mode of Operation
Power-Down Mode
In power-down mode, all internal ADS8028 circuitry (including the internal reference) is powered down and the
Control Register is reset to the default values. The temperature sensor averaging feature is reset and disabled.
The ADS8028 can be placed into power-down mode by pulling the PD/RST pin to a logic low state for at least 90
ns. The PD/RST pin is asynchronous to the clock; thus, it can be triggered at any time regardless of the status of
other ADS8028 pins (including the analog input channels). When the device is in power-down mode, any activity
on the digital input pins (apart from the PD/RST pin) is ignored and the device does not take input-dependent
current from the analog input pins.
The ADS8028 powers up in default condition when the PD/RST pin is pulled back to a logic high level.
Conversions can begin when tPOWER_UP has elapsed.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
RESET
The ADS8028 can be RESET by pulling the PD/RST pin to a logic low state for no longer than 60 ns. This input
is asynchronous to the clock. On RESET, the Control Register bits are set to the default state and the
temperature sensor averaging feature is reset and disabled. When the PD/RST is pulled back to a logic high
state, the ADS8028 is placed in normal mode. One valid write operation must be executed on the Control
Register in order to configure the ADS8028 and to select the channels before initiating conversions.
Note that PD/RST is a dual-function pin. Figure 39 shows the timing of this pin and Table 4 explains the usage of
this pin.
tPL_PDRST
PD/RST
Figure 39. PD/RST Pin Timing
Table 4. PD/RST Pin Functionality
CONDITION
DEVICE MODE
tPL_PDRST < 60 ns
RESET (device does not enter power-down mode)
Device RESET. The ADS8028 may or may not enter power-down
60 ns < tPL_PDRST < 90 ns
tPL_PORST > 90 ns
mode.
This setting is not recommended.
Device enters power-down mode
POWER SUPPLY
The ADS8028 has two separate power supplies: AVDD and DVDD. The ADC operates on an AVDD power
supply; the DVDD supply is used for the interface circuits. AVDD and DVDD can be set independently to any
value within the permissible range; however, care must be taken to ensure that Equation 7 is fulfilled.
DVDD ≤ AVDD + 0.3 V
(7)
The ADS8028 contains an internal power-on-reset (POR) circuit that resets the Control Register to the default
value (all zeros). Therefore, by default, the ADS8028 powers up in internal reference mode. To continue with the
internal reference, a 5.5-ms delay must elapse before initiating the first conversion.
To operate with an external reference, there is no required delay for the internal reference to power-up. The
ADS8028 digital interface is fully functional 500 µs after power-up. Therefore, after a 500-µs delay, a valid write
operation can be executed to the Control Register to program the device in external reference mode and to
select the channels for conversion.
24
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
APPLICATION INFORMATION
USAGE OF INTERNAL TEMPERATURE SENSOR
The ADS8028 accurately measures and converts the temperature of its own silicon die. Most of the heat transfer
between any external heat source and the ADS8028 die occurs via the thermal pad. Therefore, the ADS8028
can be used to measure the temperature of any external heat source by minimizing the thermal resistance
between the heat source and the device thermal pad.
APPLICATION CIRCUITS
ADC Driver
The OPA836 is a low-power, 205-MHz bandwidth op amp with 560-V/μs slew rate, and is an excellent driver for
the ADS8028 SAR ADC for high ac performance at maximum throughput (1 MSPS). The high bandwidth of the
OPA836 is able to correct for fast load transients created by the SAR ADC switching behavior. An RC circuit
inserted between the OPA836 and ADS8028 is recommended to further aid the overall circuit performance. This
configuration is shown in Figure 40. The RC filter effectively limits the full-power bandwidth of the ADS8028 to
reduce the overall noise bandwidth and peak-to-peak noise sampled by the ADS8028. The capacitance is sized
to be 10 to 20 times larger than the internal ADS8028 sampling capacitor to provide quick charge sharing to the
ADC during switching transients. Furthermore, the resistor provides some isolation between the OPA836 output
and the capacitive load to stabilize the amplifier. The RC circuit –3-dB cutoff frequency should be an order of
magnitude or larger than the highest input signal frequency to avoid attenuating the desired input signal. A
collection of other ADC driving circuits can be found in application note Buffer Op Amp to ADC Circuit Collection
(SLOA098).
VS+
VS+
24.9Ω
+
0V W 2.5V ADC
Input Range
OPA836
ADS8028
AC
430 pF
Figure 40. OPA836 Buffer
The TINA-TI simulation file of this circuit can be downloaded by clicking the following link: OPA836 Buffer.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Link(s): ADS8028
ADS8028
SBAS549B –MAY 2011–REVISED MARCH 2012
www.ti.com
The ac performance of the circuit in Figure 40 was tested with a 2.36-VPP (–0.5 dBFS), 49.911499023-kHz input
sine wave. The FFT of the sampled input signal with 8192 samples is shown in Figure 41. The high-precision
input signal frequency used to achieve coherent sampling without a windowing function is applied to the data
prior to the Fourier Transform. Figure 41 shows that this driver circuit allows the ADS8028 to operate at full
throughput within typical characteristic specifications.
0
AVDD = 5 V
VREF = 2.5 V internal
fSAMPLE = 1 MHz
fIN = 49.9115 kHz
fSCLK = 20 MHz
−20
−40
SNR =72.145 dB
THD = −87.844 dB
−60
−80
−100
−120
−140
0
50 100 150 200 250 300 350 400 450 500
Frequency (kHz)
G033
Figure 41. FFT Showing OPA836 Buffer and ADS8028 AC Performance
The ADC drive circuitry may also function to scale output signals from a sensor to the full input voltage range of
the ADS8028 to take advantage of the full ADC dynamic range. It is likely that the input signal range will not
match the ADS8028 voltage range (0 V to VREF). Input signals to the ADC may need to be amplified, attenuated,
or level-shifted. In Figure 42, a resistor network is added in the circuit prior to the OPA836 buffer that can
attenuate and level-shift signals. The input signal in Figure 42 is bipolar and is scaled to a unipolar signal for use
in the single-supply circuit. The added resistor network does not significantly increase power consumption or load
the sensor if large resistor values are chosen. The trade-off to using large resistor values is the added thermal
noise injected into the signal path. A shunt capacitor (47 pF shown) is then added between the resistor network
and OPA836 buffer such that the desired input signal is minimally attenuated while higher frequency thermal
noise is removed.
More ADC analog interface design details and a step-by-step design example are provided in the Applications
Journal article, Sensor to ADC--analog interface design (SLYT173).
+5V
VS+
2kΩ
2kΩ
VS+
1kΩ
-2V W +2V
0.25V W 2.25V
24.9Ω
+
OPA836
ADS8028
AC
47 pF
430 pF
Figure 42. OPA836 Buffer with Voltage Scaling
The TINA-TI simulation file of this circuit can be downloaded by clicking the following link: OPA836 Buffer with
Voltage Scaling.
26
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS8028
ADS8028
www.ti.com
SBAS549B –MAY 2011–REVISED MARCH 2012
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (March 2012) to Revision B
Page
•
Changed product status from Product Preview to Production Data ..................................................................................... 1
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Link(s): ADS8028
PACKAGE OPTION ADDENDUM
www.ti.com
2-Apr-2012
PACKAGING INFORMATION
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
ADS8028IRTJR
ADS8028IRTJT
ACTIVE
ACTIVE
QFN
QFN
RTJ
RTJ
20
20
3000
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Apr-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
ADS8028IRTJR
ADS8028IRTJT
QFN
QFN
RTJ
RTJ
20
20
3000
250
330.0
180.0
12.4
12.4
4.25
4.25
4.25
4.25
1.15
1.15
8.0
8.0
12.0
12.0
Q2
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Apr-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
ADS8028IRTJR
ADS8028IRTJT
QFN
QFN
RTJ
RTJ
20
20
3000
250
346.0
210.0
346.0
185.0
29.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Audio
Applications
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
Medical
Logic
Security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense www.ti.com/space-avionics-defense
microcontroller.ti.com
www.ti-rfid.com
Video and Imaging
www.ti.com/video
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明