BQ2002EPNE4 [TI]
1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8, 0.300 INCH, ROHS COMPLIANT, PLASTIC, DIP-8;型号: | BQ2002EPNE4 |
厂家: | TEXAS INSTRUMENTS |
描述: | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8, 0.300 INCH, ROHS COMPLIANT, PLASTIC, DIP-8 光电二极管 |
文件: | 总15页 (文件大小:263K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
bq2002E/G
NiCd/NiMH Fast-Charge Management ICs
Features
General Description
Fast charge is terminated by any of
the following:
➤
Fast charge of nickel cadmium The bq2002E and bq2002G Fast-
or nickel-metal hydride batter- Charge ICs are low-cost CMOS bat-
n
n
n
n
n
Peak voltage detection (PVD)
Negative delta voltage (- V)
ies
tery-charge controllers providing reli-
able charge termination for both NiCd
and NiMH battery applications. Con-
trolling a current-limited or con-
stant-current supply allows the
bq2002E/G to be the basis for a cost-
effective stand-alone or system-inte-
grated charger. The bq2002E/G inte-
grates fast charge with optional top-off
and pulsed- trickle control in a single
IC for charging one or more NiCd or
NiMH battery cells.
∆
➤
➤
Direct LED output displays
charge status
Maximum voltage
Maximum temperature
Maximum time
Fast-charge termination by -∆V,
maximum voltage, maximum
temperature, and maximum
time
After fast charge, the bq2002E/G op-
tionally tops-off and pulse-trickles the
battery per the pre-configured limits.
Fast charge may be inhibited using
the INH pin. The bq2002E/G may
also be placed in low-standby-power
mode to reduce system power con-
sumption.
➤
Internal band-gap voltage ref-
erence
➤
➤
Optional top-off charge
Fast charge is initiated on application
of the charging supply or battery re-
placement. For safety, fast charge is
inhibited if the battery temperature
and voltage are outside configured
Selectable pulse trickle charge
rates
The bq2002E differs from the
bq2002G only in that a slightly dif-
ferent set of fast-charge and top-off
time limits is available. All differ-
ences between the two ICs are illus-
trated in Table 1.
➤
➤
Low-power mode
8-pin 300-mil DIP or 150-mil limits.
SOIC
Pin Connections
Pin Names
TS
Temperature sense input
Supply voltage input
Charge inhibit input
Charge control output
TM
Timer mode select input
TM
LED
BAT
1
2
3
4
8
7
6
5
CC
VCC
INH
CC
LED
BAT
VSS
Charging status output
Battery voltage input
System ground
INH
V
CC
V
SS
TS
8-Pin DIP or
Narrow SOIC
PN-200201.eps
bq2002E/G Selection Guide
Part No. LBAT
TCO
HTF
LTF
PVD Fast Charge
tMTO
Top-Off
None
C/16
Maintenance
-∆V
➤
bq2002E
None
➤
➤
C/2
1C
2C
C/2
1C
2C
200
80
C/32
C/32
C/32
C/32
C/32
C/32
0.175
VCC
0.5
VCC
0.6
VCC
40
None
None
C/16
bq2002G
None
➤
➤
160
80
0.175
VCC
0.5
VCC
0.6
VCC
➤
40
None
SLUS132 - FEBRUARY 1999
1
bq2002E/G
sumes operation at the point where initially
suspended.
Pin Descriptions
Timer mode input
TM
Charge control output
CC
A three-level input that controls the settings
for the fast charge safety timer, voltage ter-
mination mode, top-off, pulse-trickle, and
voltage hold-off time.
An open-drain output used to control the
charging current to the battery. CC switch-
ing to high impedance (Z) enables charging
current to flow, and low to inhibit charging
current. CC is modulated to provide top-off,
if enabled, and pulse trickle.
Charging output status
LED
BAT
Open-drain output that indicates the charging
status.
Functional Description
Battery input voltage
Figure 2 shows a state diagram and Figure 3 shows a
block diagram ofthe bq2002E/G.
The battery voltage sense input. The input to
this pin is created by a high-impedance re-
sistor divider network connected between
the positive and negative terminals of the
battery.
Battery Voltage and Temperature
Measurements
Battery voltage and temperature are monitored for
maximum allowable values. The voltage presented on
the battery sense input, BAT, should represent a
single-cell potential for the battery under charge.
resistor-divider ratio of
System ground
VSS
TS
Temperature sense input
A
Input for an external battery temperature
monitoring thermistor.
RB1
RB2
= N - 1
Supply voltage input
VCC
INH
is recommended to maintain the battery voltage within
the valid range, where N is the number of cells, RB1 is
the resistor connected to the positive battery terminal,
and RB2 is the resistor connected to the negative bat-
tery terminal. See Figure 1.
±
5.0V 20% power input.
Charge inhibit input
When high, INH suspends the fast charge in
progress. When returned low, the IC re-
Note: This resistor-divider network input impedance to
end-to-end should be at least 200kΩ and less than 1 MΩ.
V
CC
PACK +
RT
V
RB1
RB2
R3
R4
CC
BAT
TM
T
S
N
T
bq2002E/G
bq2002E/G
C
V
SS
V
SS
BAT pin connection
Mid-level
setting for TM
NTC = negative temperature coefficient thermistor.
Thermistor connection
Fg2002E/G01.eps
Figure 1. Voltage and Temperature Monitoring and TM Pin Configuration
2
bq2002E/G
Chip on
4.0V
Battery Voltage
too High?
V
CC
V
>
2V
BAT
V
< 2V
BAT
Battery Voltage
too Low?
V
< 0.175 V
CC
BAT
0.175
> 0.6
V
V
< V
BAT
CC
V
V
< 0.6
V
CC
TS
CC
TS
Battery
Temperature?
Charge
Pending
V or
(PVD or -
Maximum Time Out)
and TM = Low
Fast
LED =
Low
Trickle
LED =
Flash
V
V
V
> 0.175
< 2V, and
> V /2
CC
V
,
CC
BAT
BAT
TS
V
> 2V
BAT
V
> 2V or
Top-off
LED = Z
BAT
< V /2 or
V
TS
CC
((PVD or - V or
Maximum Time Out)
V
2V
BAT
Low)
and TM
Trickle
V
V
2V or
/2 or
BAT
TS
LED = Z
V
CC
Maximum Time Out
SD2002C.eps
Figure 2. State Diagram
Clock
Phase
Generator
OSC
TM
INH
Sample
History
Timing
Control
Voltage
Reference
PVD, - V
ALU
A to D
Converter
Charge-Control
State Machine
LBAT
Check
MCV
Check
BAT
HTF TCO
Check Check
Power-On
Reset
Power
Down
CC
LED
V
TS
V
CC
SS
Bd2002CEG.eps
Figure 3. Block Diagram
3
bq2002E/G
V
CC
= 0
Fast Charging
Top-Off
(optional)
Pulse-Trickle
Fast Charging
See Table 1
73ms
CC Output
1.17s
Charge initiated by application of power
Charge initiated by battery replacement
1.17s
LED
TD2002EG.eps
Figure 4. Charge Cycle Phases
1. Application of power to VCC or
2. Voltage at the BAT pin falling through the maximum
cell voltage VMCV where
A ground-referenced negative temperature coefficient ther-
mistor placed near the battery may be used as a low-cost
temperature-to-voltage transducer. The temperature
sense voltage input at TS is developed using a resistor-
thermistor network between VCC and VSS. See Figure 1.
VMCV = 2V
±
5%.
If the battery is within the configured temperature and
voltage limits, the IC begins fast charge. The valid bat-
tery voltage range is VLBAT <VBAT <VMCV, where
Starting A Charge Cycle
Either oftwo events starts a charge cycle (see Figure 4):
Table 1. Fast-Charge Safety Time/Hold-Off/Top-Off Table
Typical Fast-
Charge and
Top-Off
Maximum
Synchro-
Corre-
sponding
Fast-Charge
Rate
Time Limits
(minutes)
Typical PVD
and -∆V
Hold-Off Time Top-Off Trickle
(seconds)
Pulse-
Trickle Sampling
Width
(ms)
nized
Pulse-
Period
(seconds)
bq2002E bq2002G
TM
Mid
Low
High
Termination
PVD
Rate
Disabled
C/16
Rate
C/32
C/32
C/32
C/2
1C
2C
200
80
160
80
300
73
37
18
18.7
18.7
9.4
PVD
150
-
∆
V
40
40
75
Disabled
Notes:
Typical conditions = 25°C, VCC = 5.0V
Mid = 0.5 VCC 0.5V
Tolerance on all timing is
±
*
±
12%.
4
bq2002E/G
The response of the IC to pulses less than 100ns in
width or between 3.5ms and 12ms is indeterminate. Tol-
erance on all timing is ±12%.
VLBAT = 0.175 VCC
The valid temperature range is VTS >VHTF where
VHTF = 0.6 VCC 5%.
±20%
±
Voltage Termination Hold-off
If the battery voltage or temperature is outside of these
limits, the IC pulse-trickle charges until the next new
charge cycle begins.
A hold-off period occurs at the start of fast charging.
During the hold-off time, the PVD and -∆V terminations
are disabled. This avoids premature termination on the
voltage spikes sometimes produced by older batteries
when fast-charge current is first applied. Maximum
voltage and temperature terminations are not affected
by the hold-off period.
If VMCV < VBAT < VPD (see “Low-Power Mode”) when a
new battery is inserted, a delay of 0.35 to 0.9s is imposed
before the new charge cycle begins.
Fast charge continues until termination by one or more of
the five possible termination conditions:
Maximum Voltage, Temperature, and Time
n
n
n
n
n
Peak voltage detection (PVD)
Negative delta voltage (- V)
Any time the voltage on the BAT pin exceeds the maxi-
mum cell voltage,VMCV, fast charge or optional top-off
charge is terminated.
∆
Maximum voltage
Maximum temperature
Maximum time
Maximum temperature termination occurs anytime the
voltage on the TS pin falls below the temperature cut-off
threshold VTCO where
VTCO = 0.5 VCC ± 5%.
PVD and -∆V Termination
Maximum charge time is configured using the TM pin.
Time settings are available for corresponding charge
rates of C/2, 1C, and 2C. Maximum time-out termina-
There are two modes for voltage termination, depending
on the state of TM. For -
than any previously measured value by 12mV
charge is terminated. For PVD (TM = low or mid), a de- enforced again on the top-off phase, if selected. There is
∆V (TM = high), if VBAT is lower
±
3mV, fast tion is enforced on the fast-charge phase, then reset, and
no time limit on the trickle-charge phase.
crease of 2.5mV ±2.5mV terminates fast charge. The PVD
and -∆Vtests are valid in the range 1V< VBAT < 2V.
Top-off Charge
Synchronized Voltage Sampling
Voltage sampling at the BAT pin for PVD and -
An optional top-off charge phase may be selected to
follow fast charge termination for 1C and C/2 rates.
This phase may be necessary on NiMH or other bat-
tery chemistries that have a tendency to terminate
charge before reaching full capacity. With top-off en-
abled, charging continues at a reduced rate after
fast-charge termination for a period of time selected
by the TM pin. (See Table 1.) During top-off, the CC
pin is modulated at a duty cycle of 73ms active for
every 1097ms inactive. This modulation results in an
average rate 1/16th that of the fast charge rate. Maxi-
mum voltage, time, and temperature are the only ter-
mination methods enabled during top-off.
∆
V termi-
nation may be synchronized to an external stimulus us-
ing the INH input. Low-high-low input pulses between
100ns and 3.5ms in width must be applied at the INH
pin with a frequency greater than the “maximum syn-
chronized sampling period” set by the state of the TM
pin as shown in Table 1. Voltage is sampled on the fal-
ling edge ofsuch pulses.
If the time between pulses is greater than the synchro-
nizing period, voltage sampling “free-runs” at once every
17 seconds. A sample is taken by averaging together
voltage measurements taken 57
32 measurements in PVD mode and 16 measurements
in - V mode. The resulting sample periods (9.17 and
µs apart. The IC takes
Pulse-Trickle Charge
∆
Pulse-trickle is used to compensate for self-discharge
while the battery is idle in the charger. The battery is
pulse-trickle charged by driving the CC pin active once
every 1.17s for the period specified in Table 1. This re-
sults in a trickle rate ofC/32.
18.18ms, respectively) filter out harmonics centered
around 55 and 109Hz. This technique minimizes the ef-
fect of any AC line ripple that may feed through the
power supply from either 50 or 60Hz ACsources.
If the INH input remains high for more than 12ms, the
voltage sample history kept by the IC and used for PVD
TM Pin
and -
tory is started. Such a reset is required when transition-
ing from free-running to synchronized voltage sampling.
∆V termination decisions is erased and a new his-
The TM pin is a three-level pin used to select the
charge timer, top-off, voltage termination mode, trickle
5
bq2002E/G
rate, and voltage hold-off period options. Table 1 de-
scribes the states selected by the TM pin. The mid-
level selection input is developed by a resistor di-
vider between VCC and ground that fixes the voltage
Low-Power Mode
The IC enters a low-power state when VBAT is driven
above the power-down threshold (VPD) where
on TM at VCC/2 ± 0.5V. See Figure 4.
VPD = VCC - (1V
±0.5V)
Charge Status Indication
Both the CC pin and the LED pin are driven to the
high-Z state. The operating current is reduced to less
than 1 A in this mode. When VBAT returns to a value
below VPD, the IC pulse-trickle charges until the next
new charge cycle begins.
A fast charge in progress is uniquely indicated when the
LED pin goes low. The LED pin is driven to the high-Z
state for all conditions other than fast charge. Figure 2
outlines the state ofthe LED pin during charge.
µ
Charge Inhibit
Fast charge and top-off may be inhibited by using the
INH pin. When high, INH suspends all fast charge and
top-off activity and the internal charge timer. INH
freezes the current state of LED until inhibit is removed.
Temperature monitoring is not affected by the INH pin.
During charge inhibit, the bq2002E/G continues to
pulse-trickle charge the battery per the TM selection.
When INH returns low, charge control and the charge
timer resume from the point where INH became active.
6
bq2002E/G
Absolute Maximum Ratings
Symbol
VCC
Parameter
VCC relative to VSS
Minimum
-0.3
Maximum
+7.0
Unit
V
Notes
VT
DC voltage applied on any pin
excluding VCC relative to VSS
-0.3
+7.0
V
TOPR
TSTG
Operating ambient temperature
Storage temperature
0
-40
-
+70
+85
°C
°C
°C
°C
Commercial
TSOLDER Soldering temperature
+260
+85
10 sec max.
TBIAS
Temperature under bias
-40
Note:
Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional opera-
tion should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Expo-
sure to conditions beyond the operational limits for extended periods of time may affect device reliability.
DC Thresholds (T = 0 to 70°C; V
±20%)
CC
A
Symbol
Parameter
Rating
Tolerance
Unit
Notes
VTCO
Temperature cutoff
0.5 VCC
*
±
±
±
5%
5%
5%
V
VTS
fast charge and top-off
≤
VTCO inhibits/terminates
VHTF
VMCV
VLBAT
High temperature fault
Maximum cell voltage
Minimum cell voltage
BAT input change for
V
V
VTS < VHTF inhibits fast charge
0.6 VCC
start
VBAT
2
0.175 VCC
-12
≥
VMCV inhibits/terminates
fast charge and top-off
V
VBAT < VLBAT inhibits fast charge
start
±
20%
mV
mV
-∆
V
±3
-∆
V detection
PVD
BAT input change for
PVD detection
-2.5
±
2.5
7
bq2002E/G
Recommended DC Operating Conditions (T = 0 to 70°C)
A
Symbol
VCC
Condition
Supply voltage
V, PVD detect voltage
Minimum
Typical
Maximum
Unit
V
Notes
4.0
1
5.0
6.0
2
VDET
VBAT
VTS
-
∆
-
-
-
-
-
-
V
Battery input
0
VCC
VCC
-
V
Thermistor input
Logic input high
Logic input high
Logic input mid
0.5
0.5
V
VTS < 0.5V prohibited
V
IH
V
INH
TM
TM
VCC - 0.5
-
V
VCC
2
VCC
V
IM
V
- 0.5
+
0.5
2
V
Logic input low
Logic input low
Logic output low
Power down
-
-
-
-
-
0.1
0.5
0.8
V
V
V
V
INH
IL
-
-
TM
VOL
VPD
LED, CC, IOL = 10mA
VCC - 1.5
VCC - 0.5
VBAT
down bq2002E/G;
BAT < VPD min. =
≥
VPD max. powers
V
normal operation.
ICC
Supply current
-
-
500
µ
µ
A
A
Outputs unloaded,
VCC = 5.1V
ISB
IOL
IL
Standby current
LED, CC sink
Input leakage
-
10
-
-
-
-
-
1
-
VCC = 5.1V, VBAT = VPD
mA @VOL = VSS + 0.8V
±
1
µ
µ
A
A
INH, CC, V= VSS to VCC
LED, CC
IOZ
Output leakage in
high-Z state
-5
-
Note:
All voltages relative to VSS.
8
bq2002E/G
Impedance
Symbol
Parameter
Minimum
Typical
Maximum
Unit
RBAT
RTS
Battery input impedance
TS input impedance
50
50
-
-
-
-
M
Ω
M
Ω
Timing (T = 0 to +70°C; V
±10%)
CC
A
Symbol
dFCV
Parameter
Time base variation
Start-up delay
Minimum Typical Maximum
Unit
Notes
-12
-
-
12
%
s
tDLY
0.35
0.9
Starting from VMCV < VBAT < VPD
Note:
Typical is at TA = 25°C, VCC = 5.0V.
9
bq2002E/G
(
)
8-Pin DIP PN
(
)
8-Pin PN 0.300" DIP
Inches
Millimeters
Min.
Dimension
Min.
Max.
0.180
0.040
0.022
0.065
0.013
0.380
0.325
0.280
0.370
0.110
0.150
0.040
Max.
4.57
1.02
0.56
1.65
0.33
9.65
8.26
7.11
9.40
2.79
3.81
1.02
D
A
A1
B
0.160
0.015
0.015
0.055
0.008
0.350
0.300
0.230
0.300
0.090
0.115
0.020
4.06
0.38
0.38
1.40
0.20
8.89
7.62
5.84
7.62
2.29
2.92
0.51
B1
C
E1
E
A
B1
D
E
A1
L
E1
e
C
G
L
B
S
e
G
S
8-Pin SOIC Narrow (SN)
(
)
8-Pin SN 0.150" SOIC
Inches
Millimeters
Min.
Dimension
Min.
Max.
0.070
0.010
0.020
0.010
0.200
0.160
0.055
0.245
0.035
Max.
1.78
0.25
0.51
0.25
5.08
4.06
1.40
6.22
0.89
A
A1
B
C
D
E
0.060
0.004
0.013
0.007
0.185
0.150
0.045
0.225
0.015
1.52
0.10
0.33
0.18
4.70
3.81
1.14
5.72
0.38
e
H
L
10
PACKAGE OPTION ADDENDUM
www.ti.com
7-May-2007
PACKAGING INFORMATION
Orderable Device
BQ2002EPN
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
PDIP
P
8
8
8
8
8
8
8
8
8
8
8
8
50
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
BQ2002EPNE4
BQ2002ESN
PDIP
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
SOIC
SOIC
SOIC
SOIC
P
D
D
D
D
P
P
D
D
D
D
50
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
75 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
BQ2002ESNG4
BQ2002ESNTR
BQ2002ESNTRG4
BQ2002GPN
75 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
50
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
BQ2002GPNE4
BQ2002GSN
50
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
75 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
BQ2002GSNG4
BQ2002GSNTR
BQ2002GSNTRG4
75 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
7-May-2007
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Mar-2008
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0 (mm)
B0 (mm)
K0 (mm)
P1
W
Pin1
Diameter Width
(mm) W1 (mm)
(mm) (mm) Quadrant
BQ2002ESNTR
BQ2002GSNTR
SOIC
SOIC
D
D
8
8
2500
2500
330.0
330.0
12.4
12.4
6.4
6.4
5.2
5.2
2.1
2.1
8.0
8.0
12.0
12.0
Q1
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Mar-2008
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
BQ2002ESNTR
BQ2002GSNTR
SOIC
SOIC
D
D
8
8
2500
2500
340.5
340.5
338.1
338.1
20.6
20.6
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
Automotive
Broadband
Digital Control
Medical
Amplifiers
Data Converters
DSP
Clocks and Timers
Interface
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
Logic
Military
Power Mgmt
Microcontrollers
RFID
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
RF/IF and ZigBee® Solutions www.ti.com/lprf
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
相关型号:
BQ2002ESNTRG4
NiCd/NiMH Charge Controller with Negative dV and Peak Voltage Detection Termination 8-SOIC 0 to 70
TI
©2020 ICPDF网 联系我们和版权申明