BQ2204ASN-NG4 [TI]
X4 SRAM Nonvolatile Controller Unit; X4非易失SRAM控制器单元型号: | BQ2204ASN-NG4 |
厂家: | TEXAS INSTRUMENTS |
描述: | X4 SRAM Nonvolatile Controller Unit |
文件: | 总13页 (文件大小:395K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
bq2204A
X4 SRAM Nonvolatile Controller Unit
During a power failure, the external
General Description
Features
SRAMs are switched from the V
CC
supply to one of two 3V backup sup-
plies. On a subsequent power-up, the
SRAMs are write-protected until a
power-valid condition exists.
The CMOS bq2204A SRAM Non-
volatile Controller Unit provides all
necessary functions for converting
up to four banks of standard CMOS
SRAM into nonvolatile read/write
memory.
Power monitoring and switching
for 3-volt battery-backup applica-
tions
Du r in g power-va lid oper a t ion , a
two-input decoder transparently se-
lect s on e of u p t o fou r ba n ks of
SRAM.
Write-protect control
2-input decoder for control of up
to 4 banks of SRAM
A precision comparator monitors the 5V
V
CC
input for an out-of-tolerance condi-
3-volt primary cell inputs
tion. When out-of-tolerance is detected,
the four conditioned chip-enable outputs
are forced inactive to write-protect up to
four banks of SRAM.
L e s s t h a n 1 0 n s ch ip -e n a b le
propagation delay
5% or 10% supply operation
Pin Connections
Pin Names
VOUT
BC1–BC2
THS
Supply output
3 volt primary backup cell inputs
Threshold select input
V
1
2
3
4
5
6
16
15
14
13
12
11
V
CC
OUT
BC
2
BC
CE
CE
CE
CE
1
CE
chip-enable active low input
Conditioned chip-enable outputs
NC
A
CECON1
CECON4
–
CON1
CON2
CON3
CON4
B
A–B
NC
Decoder inputs
No connect
NC
THS
7
8
10
9
CE
NC
VCC
VSS
+5 volt supply input
Ground
V
SS
16-Pin Narrow DIP or SOIC
PN220401.eps
Functional Description
Up to four banks of CMOS static RAM can be battery-
backed using the V and conditioned chip-enable out-
If THS is tied to V , power-fail detection occurs at
CC
4.37V typical for 10% supply operation. The THS pin
OUT
put pins from the bq2204A. As V
slews down during
must be tied to V or V for proper operation.
CC
SS CC
a power failure, the conditioned chip-enable outputs
CE through CE are forced inactive independ-
ent of the chip-enable input CE.
If a memory access is in process to any of the four external
banks of SRAM during power-fail detection, that memory
cycle continues to completion before the memory is write-
protected. If the memory cycle is not terminated within
CON1
CON4
This activity unconditionally write-protects the external
SRAM as V
falls below an out-of-tolerance threshold
time t
, all four chip-enable outputs are unconditionally
CC
WPT
V
PFD
. V
is selected by the threshold select input pin, driven high, write-protecting the controlled SRAMs.
PFD
THS. If THS is tied to V , the power-fail detection occurs
SS
at 4.62V typical for 5% supply operation.
Dec. 1992 B
1
bq2204A
As the supply continues to fall past V
, an internal
During power-valid operation, the CE input is passed
through to one of the four CE outputs with a propa-
PFD
switching device forces V
to one of the two external
OUT
CON
backup energy sources. CE
through CE
are
gation delay of less than 10ns. The CE input is output
on one of the four CE output pins depending on the
CON1
CON4
held high by the V
energy source.
OUT
CON
level of the decode inputs at A and B as shown in the
Truth Table.
During power-up, V
is switched back to the 5V sup-
OUT
ply as V
rises above the backup cell input voltage
CC
sourcing V
held inactive for time t
power supply has reached V
input, to allow for processor stabilization.
. Outputs CE
through CE are
The A and B inputs are usually tied to high-order ad-
dress pins so that a large nonvolatile memory can be de-
signed using lower-density memory devices. Nonvolatility
and decoding are achieved by hardware hookup as shown
in Figure 1.
OUT
CON1
CON4
(120ms maximum) after the
CER
, independent of the CE
PFD
5V
V
CC
V
OUT
V
CC
V
CC
V
CC
V
CC
bq2204A
CMOS
SRAM
CMOS
SRAM
CMOS
SRAM
CMOS
SRAM
A
B
CE
CE
CON1
CE
CE
CE
CE
From Address
Decoder
CE
BC
CON2
CE
CE
CON3
2
CON4
THS
BC
1
3V
Primary
Cell
3V
Primary
Cell
V
SS
FG220401.eps
Figure 1. Hardware Hookup (5% Supply Operation)
Dec. 1992 B
2
bq2204A
Energy Cell Inputs—BC1, BC2
Two backup energy source inputs are provided on the
bq2204A. The BC and BC inputs accept a 3V primary
1
2
battery (non-rechargeable), typically some type of lith-
ium chemistry. If no primary cell is to be used on either
V
PFD
BC or BC , the unused input should be tied to V
.
1
2
SS
V
falling below V
2
starts the comparison of BC
CC
PFD
1
V
and BC . The BC input comparison continues until V
CC
CC
rises above V
switches to BC only when V
.
Power to V
begins with BC and
SO
2
OUT
1
V
SO
is less than V
mi-
BC1
BC2
nus V
.
The controller alternates to the higher BC
voltage only when the difference between the BC input
voltages is greater than V Alternating the backup
BSO
.
BSO
0.5 V
CC
CE
batteries allows one-at-a-time battery replacement and
efficient use of both backup batteries.
700ns
TD220201.eps
To prevent battery drain when there is no valid data to
retain, V
and CE
are internally isolated from
OUT
CON1-4
BC and BC by either of the following conditions:
1
2
■
■
Initial connection of a battery to BC1 or BC2, or
Presentation of an isolation signal on CE.
A valid isolation signal requires CE low as V
crosses
CC
both V
and V
during a power-down. See Figure 2.
Figure 2. Battery Isolation Signal
PFD
SO
Between these two points in time, CE must be brought
to the point of (0.48 to 0.52) V and held for at least
700ns. The isolation signal is invalid if CE exceeds
CC
*
0.54 V
at any point between V
crossing V
and
CC
CC
PFD
*
V
.
SO
The a ppropria te ba ttery is connected to V
a nd
OUT
CE
immediately on subsequent application and
CON1–4
removal of V
.
CC
Truth Table
Input
Output
CE
H
L
A
X
L
B
X
L
CE
CE
CE
CE
CON4
CON1
CON2
CON3
H
L
H
H
L
H
H
H
L
H
H
H
H
L
L
H
L
L
H
H
H
L
H
H
H
H
L
H
H
Dec. 1992 B
3
bq2204A
Absolute Maximum Ratings
Symbol
Parameter
DC voltage applied on V relative to V
SS
Value
Unit
Conditions
V
V
-0.3 to +7.0
V
CC
CC
DC voltage applied on any pin excluding V
CC
-0.3 to +7.0
V
V
≤ V + 0.3
T CC
T
relative to V
SS
0 to 70
-40 to +85
-55 to +125
-40 to +85
260
°C
°C
Commercial
T
Operating temperature
OPR
Industrial “N”
T
T
T
Storage temperature
Temperature under bias
Soldering temperature
°C
STG
°C
BIAS
°C
For 10 seconds
SOLDER
OUT
I
V
OUT
current
200
mA
Note:
Permanent device damage may occur if Absolu te Maxim u m Ratin gs are exceeded. Functional operation
should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to con-
ditions beyond the operational limits for extended periods of time may affect device reliability.
Recommended DC Operating Conditions (T = T
)
OPR
A
Symbol
Parameter
Supply voltage
Minimum Typical Maximum
Unit
V
Notes
4.75
4.50
0
5.0
5.0
0
5.5
THS = V
THS = V
SS
V
CC
5.5
0
V
CC
V
SS
V
IL
V
IH
Supply voltage
V
Input low voltage
Input high voltage
-0.3
2.2
-
0.8
V
-
V
V
+ 0.3
V
CC
V
BC1
V
BC2
,
Backup cell voltage
Threshold select
2.0
-
-
4.0
+ 0.3
V
V
V < V
CC BC
THS
-0.3
CC
Note:
Typical values indicate operation at T = 25°C, V
A
= 5V or V
.
CC
BC
Dec. 1992 B
4
bq2204A
DC Electrical Characteristics (T = T
, V
OPR CC
= 5V ± 10%)
A
Symbol
Parameter
Input leakage current
Output high voltage
Minimum
Typical
Maximum
Unit
µA
V
Conditions/Notes
I
-
-
± 1
V
= V to V
SS CC
LI
IN
V
V
V
2.4
-
-
-
I
= -2.0mA
> V , I
OH
OH
V
OH
, BC supply
V - 0.3
BC
-
-
V
V
BC
= -10µA
CC OH
OHB
OL
Output low voltage
-
0.4
6
V
I
= 4.0mA
OL
I
Operating supply current
-
3
mA
V
No load on outputs.
CC
4.55
4.30
-
4.62
4.37
4.75
4.50
-
THS = V
THS = V
SS
V
V
Power-fail detect voltage
Supply switch-over voltage
PFD
V
CC
V
BC
V
SO
V
data-retention current
OUT
Data-retention mode
current
I
-
-
100
nA
to additional memory not in-
cluded.
CCDR
-
V
V
-
-
V
V
V
BC1
V
BC2
> V
> V
+ V
+ V
BC1
BC2
BC1
BSO
BSO
Active backup cell
voltage
V
V
BC
-
BC2
Battery switch-over voltage
0.25
0.4
-
0.6
160
-
V
BSO
OUT1
OUT2
I
I
V
current
current
-
-
mA
µA
V
V
> V
> V
- 0.3V
- 0.2V
OUT
OUT
OUT
CC
V
100
OUT
BC
Note:
Typical values indicate operation at T = 25°C, V
= 5V or V
.
A
CC
BC
Capacitance (T = 25°C, F = 1MHz, V
= 5.0V)
CC
A
Symbol
IN
Parameter
Input capacitance
Output capacitance
Minimum
Typical
Maximum
Unit
Conditions
C
C
-
-
-
-
8
pF
pF
Input voltage = 0V
Output voltage = 0V
10
OUT
Note:
This parameter is sampled and not 100% tested.
Dec. 1992 B
5
bq2204A
AC Test Conditions
Parameter
Test Conditions
0V to 3.0V
Input pulse levels
Input rise and fall times
5ns
Input and output timing reference levels
1.5V (unless otherwise specified)
5V
960
CE
CON
510
100pF
FG220102.eps
Figure 3. Output Load
Power-Fail Control (T = T
)
OPR
A
Symbol
Parameter
slew, 4.75V to 4.25V
Minimum
Typical
Maximum Unit
Notes
t
V
V
V
300
10
0
-
-
-
-
µs
µs
µs
ns
ns
PF
CC
CC
CC
t
t
t
t
slew, 4.25V to V
SO
FS
slew, 4.25V to 4.75V
-
-
PU
CED
AS
chip-enable propagation delay
A,B set up to CE
-
7
-
10
-
0
Time during which SRAM is
t
t
chip-enable recovery
Write-protect time
40
40
80
120
150
ms write-protected after V
CER
WPT
CC
passes V
on power-up.
PFD
Delay after V
slews down
CC
100
µs
past V
before SRAM is
PFD
write-protected.
Note:
Typical values indicate operation at T = 25°C, V
= 5V.
A
CC
Ca u tion : Nega tive u n d er sh oots below th e a bsolu te m a xim u m r a tin g of -0.3V in ba tter y-ba ck u p m od e
m a y a ffect d a ta in tegr ity.
Dec. 1992 B
6
bq2204A
Power-Down Timing
t
PF
4.75
V
PFD
t
FS
4.25
V
CC
V
SO
CE
t
WPT
V
OHB
CE
CON
TD220102.eps
Power-Up Timing
t
PU
4.75
V
PFD
V
CC
4.25
V
SO
t
CER
CE
t
t
CED
CED
V
OHB
CE
CON
TD220103.eps
Address-Decode Timing
A,B
CE
t
AS
t
t
CED
CED
CE
CE
CON1
CON4
TD220402.eps
Dec. 1992 B
7
bq2204A
Data Sheet Revision History
Change No.
Page No.
All
Description of Change
bq2204A replaces bq2204.
Nature of Change
1
1
1, 4–5
10% tolerance requires the THS
pin to be tied to V , not V
.
CC
OUT
1
3
Energy cell input selection pro-
cess alternates between BC and
1
BC .
2
Note:
Change 1 = Dec. 1992 changes from Sept. 1991
Dec. 1992 B
10
PACKAGE OPTION ADDENDUM
www.ti.com
3-Dec-2011
PACKAGING INFORMATION
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
BQ2204APN
BQ2204ASN
ACTIVE
ACTIVE
PDIP
SOIC
N
D
16
16
25
40
Pb-Free (RoHS)
CU NIPDAU N / A for Pkg Type
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
BQ2204ASN-N
BQ2204ASN-NG4
BQ2204ASNG4
BQ2204ASNTR
BQ2204ASNTRG4
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
SOIC
SOIC
D
D
D
D
D
16
16
16
16
16
40
40
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
Green (RoHS
& no Sb/Br)
40
Green (RoHS
& no Sb/Br)
2500
2500
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
3-Dec-2011
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
BQ2204ASNTR
SOIC
D
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SOIC 16
SPQ
Length (mm) Width (mm) Height (mm)
367.0 367.0 38.0
BQ2204ASNTR
D
2500
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products
Audio
Applications
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
Medical
Logic
Security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense www.ti.com/space-avionics-defense
microcontroller.ti.com
www.ti-rfid.com
Video and Imaging
www.ti.com/video
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明