BQ24296MRGER_技术文档

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

I²C Controlled 3A Single Cell USB Charger With Narrow VDC

Power Path Management and Adjustable Voltage USB OTG

Check for Samples: bq24296, bq24297

1

FEATURES

•

High Accuracy

–

±0.5% Charge Voltage Regulation

±7% Charge Current Regulation

±7.5% Input Current Regulation

2

•

90% High Efficiency Switch Mode 3A Charger

3.9V-6.2V Single Input USB-compliant Charger

with 6.4V Over-Voltage Protection

–

USB Host or Charging Port D+/D- Detection

Compatible to USB Battery Charger Spec

(BC1.2)

±3% Output Voltage Regulation in USB

OTG Boost Mode

•

High Integration

–

Support Non-standard 2A/1A Adapters

detection (bq24297)

–

Power Path Management

Synchronous Switching MOSFETs

Integrated Current Sensing

Bootstrap Diode

Input voltage and current limit supports

USB2.0 and USB 3.0

Input Current Limit: 100mA, 150mA, 500mA,

900mA, 1A, 1.5A, 2A, and 3A

Internal Loop Compensation

•

Safety

•

USB OTG with Adjustable output 4.55-

5.5V@1A or 1.5A

–

Battery Temperature Sensing for Charging

and Discharging in OTG Mode

–

Fast OTG Startup (22ms typ.)

90% 5V Boost Mode Efficiency

–

Battery Charging Safety Timer

Thermal Regulation and Thermal Shutdown

Input and System Over-Voltage Protection

MOSFET Over-Current Protection

Accurate +/-15% Hiccup Mode Overcurrent

Protection

Narrow VDC (NVDC) Power Path Management

•

Charge Status Outputs for LED or Host

Processor

–

Instant System On with No Battery or

Deeply Discharged Battery

Maximum power tracking capability by input

voltage regulation

–

Ideal Diode Operation in Battery

Supplement Mode

20µA Low Battery Leakage Current and

Support Shipping Mode

•

1.5MHz Switching Frequency for Low Profile

1.2mm Inductor

4mm x 4mm QFN-24 Package

I2C port for optimal system performance and

status reporting

APPLICATIONS

Autonomous Battery Charging with or without

Host Management

•

Tablet PC

–

Battery Charge Enable

Smart Phone

Battery Charge Preconditioning

Charge Termination and Recharge

Portable Audio Speaker

Internet Devices

1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The bq24296 and bq24297 are highly-integrated switch-mode battery charge management and system power

path management device for 1 cell Li-Ion and Li-polymer battery in a wide range of smartphone and tablet

applications. Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging

time and extends battery life during discharging phase. The I2C serial interface with charging and system

settings makes the device a truly flexible solution.

The device supports a 3.9V-6.2V USB input sources, including standard USB host port and USB charging port

with 6.4V over-voltage protection. The device is compliant with USB 2.0 and USB 3.0 power specifications with

input current and voltage regulation. To set the default input current limit, the bq24296 takes the result from the

detection circuit in the system, such as USB PHY device and the bq24297 detects the input source through

D+/D- detection following the USB battery charging spec 1.2. In addition, the bq24297 detects non-standard

2A/1A adapters. The device also supports USB On-the-Go operation by providing fast startup and supplying

adjustable voltage 4.55-5.5V (default 5V) on the VBUS with a accurate current limit up to 1.5A.

The power path management regulates the system slightly above battery voltage but does not drop below 3.5V

minimum system voltage (programmable). With this feature, the system keeps operating even when the battery

is completely depleted or removed. When the input source current or voltage limit is reached, the power path

management automatically reduces the charge current to zero and then starts discharges the battery until the

system power requirement is met. This supplement mode operation keeps the input source from getting

overloaded.

The device initiates and completes a charging cycle when host control is not available. It automatically charges

the battery in three phases: pre-conditioning, constant current and constant voltage. In the end, the charger

automatically terminates when the charge current is below a preset limit in the constant voltage phase. Later on,

when the battery voltage falls below the recharge threshold, the charger will automatically start another charging

cycle.

The charge device provides various safety features for battery charging and system operation, including negative

thermistor monitoring, charging safety timer and over-voltage/over-current protections. The thermal regulation

reduces charge current when the junction temperature exceeds 120°C (programmable).

The STAT output reports the charging status and any fault conditions. The INT immediately notifies host when

fault occurs.

The bq24296 and bq24297 are available in 24-pin, 4x4 mm2 thin QFN package.

bq24296/bq24297 Family Table

bq24296

bq24297

I²C Address

USB OTG

6BH

Yes

Adjustable 4.5V-5.5V@1.5A (max)

USB Detection

PSEL

4.208V

D+/D–

4.208V

Default Battery Voltage

Default Charge Current

Default Adapter Current Limit

2.048A

3A

Default Pre-charge Current / Max Pre-charge

Current

256mA / 2.048A

Default Termination Current

Charging Temperature Profile

Status Output

256mA

Cold/Hot

STAT, PG

Blinking @ 1Hz

12hr

256mA

Cold/Hot

STAT

STAT During Fault

Blinking @ 1Hz

12hr

Default Safety Timer

Default VINDPM

4.36V

Default Pre-charge Timer

4hr

2

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

ORDERING INFORMATION

PART NUMBER

PART MARKING

PACKAGE

ORDERING NUMBER

bq24296RGER

bq24296RGET

QUANTITY

3000

bq24296

bq24297

bq24296

24-pin 4mmx4mm QFN

250

bq24297RGER

bq24297RGET

3000

bq24297

250

Submit Documentation Feedback

3

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

APPLICATION DIAGRAM

bq24296

1μH

SYS: 3.5V-4.35V

5V USB

SW

VBUS

SDP/DCP

10μF

1μF

PMID

47nF

μF

8.2

BOOT

REGN

317W (1.5A max)

4.7μF

ILIM

SYS

PGND

2.2kW

SYS

BAT

PG

STAT

VREF

10μF

10kW

4.2V

Optional

QON

SDA

SCL

INT

Host

PHY

REGN

5.52kW

OTG

CE

TS

31.23kW

10kW

Charge Enable (0°C - 45°C)

PSEL

Power Pad

Figure 1. bq24296 with PSEL from PHY, charging from SDP/DCP, and Optional BATFET Enable Interface

bq24297

1μH

SYS: 3.5V-4.35V

5V USB SDP/DCP

SW

VBUS

10μF

1μF

PMID

47nF

8.2μF

BTST

USB

D+

REGN

4.7μF

D–

SYS

PGND

2.2kW

SYS

BAT

STAT

ILIM

(1.5A max)

317W

10kW

10μF

VREF

4.2V

QON

Optional

10kW

REGN

5.52kW

SDA

SCL

INT

Host

TS

OTG

CE

31.23kW

10kW

Charge Enable (0°C - 45°C)

Power Pad

Figure 2. bq24297 with USB D+/D- Detection, USB On-The-Go (OTG) and Optional BATFET Enable

Interface

4

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

FUNCTIONAL BLOCK DIAGRAM

VBUS

PMID

RBFET (Q1)

V_{VBUS_UVLOZ}

UVLO

Q1 Gate

Control

REGN

V_BATZ+V_SLEEP

SLEEP

REGN

LDO

EN_HIZ

ACOV

V_ACOV

BTST

FBO

VBUS

VBUS_OVP_BOOST

Q2_UCP_BOOST

V_{OTG_OVP}

I(Q2)

V_INDPM

I_{OTG_HSZCP}

SW

I(Q3)

I_{OTG_LSOCP}

Q3_OCP_BOOST

HSFET (Q2)

CONVERTER

CONTROL

REGN

I_INDPM

BAT

BATOVP

IC T_J

T_REG

104%xV_{BAT_REG}

BAT

LSFET (Q3)

PGND

I(Q2)

I_{LSFET_UCP}

V_{BAT_REG}

UCP

Q2_OCP

I(Q3)

SYS

I_{HSFET_OCP}

V_SYSMIN

EN_HIZ

EN_CHARGE

EN_BOOST

V_BTST-SW

I_{CHG_REG}

REFRESH

V_{BTST_REFRESH}

SYS

I_CHG

V_{BAT_REG}

Q4 Gate

Control

I_{CHG_REG}

REF

DAC

BATFET (Q4)

I_BADSRC

BAD_SRC

I_DC

CONVERTER

CONTROL

STATE

BAT

ILIM

IC T_J

T_SHUT

TSHUT

D+ (bq24297)

USB Host

Adapter

MACHINE

D– (bq24297)

PSEL(bq24296)

OTG

BAT

QON

Detection

BAT_GD

RECHRG

USB

Adapter

V_BATGD

V_{BAT_REG}- V_RECHG

bq24296/297

BAT

I_CHG

INT

TERMINATION

CHARGE

CONTROL

STATE

I_TERM

BATTERY

THERMISTER

SENSING

SUSPEND

BATLOWV

STAT

TS

V_BATLOWV

BAT

MACHINE

I2C

Interface

PG(bq24296)

V_SHORT

BAT

BATSHORT

CE

SCL SDA

Submit Documentation Feedback

5

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

PINOUTS

24

23

22

21

20

19

23

22

20

19

24

21

VBUS

D+

1

2

3

4

5

6

1

2

3

4

5

6

18

17

16

15

14

13

18

17

VBUS

PSEL

PG

PGND

SYS

PGND

SYS

16

15

D–

STAT

SCL

bq24296

bq24297

SYS

STAT

SCL

SYS

14

BAT

SDA

13

BAT

7

8

9

10

11

12

8

9

10

11

12

7

PIN FUNCTIONS

TYPE

DESCRIPTION

NAME

NO.

VBUS

1,24

P

Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID

with VBUS on source. Place a 1µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC.

D+

(bq24297)

2

I

Positive line of the USB data line pair. D+/D– based USB host/charging port detection. The detection includes data

contact detection (DCD), primary detection in bc1.2, and non-standard adapters.

Analog

PSEL

(bq24296)

2

3

I

Power source selection input. High indicates a USB host source and Low indicates an adapter source.

D–

(bq24297)

I

Negative line of the USB data line pair. D+/D– based USB host/charging port detection. The detection includes data

contact detection (DCD), primary detection in bc1.2, and non-standard adapters.

Analog

PG

(bq24296)

3

4

O

Open drain active low power good indicator. Connect to the pull up rail via 10kohm resistor. LOW indicates a good input

source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30mA.

STAT

O

Open drain charge status output to indicate various charger operation. Connect to the pull up rail via 10kohm. LOW

indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT

pin in the charge blinks at 1Hz.

I²C Interface clock. Connect SCL to the logic rail through a 10kΩ resistor.

I²C Interface data. Connect SDA to the logic rail through a 10kΩ resistor.

SCL

SDA

INT

5

6

7

I

I/O

O

Open-drain Interrupt Output. Connect the INT to a logic rail via 10kΩ resistor. The INT pin sends active low, 256us pulse

to host to report charger device status and fault.

OTG

8

I

USB current limit selection pin during buck mode, and active high enable pin during boost mode.

Digital

For bq24296, when in buck mode with USB host (PSEL=High), when OTG = High, IIN limit = 500mA and when OTG =

Low, IIN limit = 100mA.

For bq24297, when in buck mode with USB host, when OTG = High, IIN limit = 500mA and when OTG = Low, IIN limit =

100mA.

The boost mode is activated when the REG01[4]=1 and OTG pin is High.

CE

9

I

Active low Charge Enable pin. Battery charging is enabled when REG01[5:4]=01 and CE pin = Low. CE pin must be

pulled high or low.

ILIM

10

ILIM pin sets the maximum input current limit by regulating the ILIM voltage at 1V. A resistor is connected from ILIM pin to

ground to set the maximum limit as I_INMAX= (1V/R_ILIM) × K_ILIM. The actual input current limit is the lower one set by ILIM

and by I²C REG00[2:0]. The minimum input current programmed on ILIM pin is 500mA.

TS

11

12

I

Temperature qualification voltage input #1. Connect a negative temperature coefficient thermistor. Program temperature

window with a resistor divider from REGN to TS1 to GND. Charge suspends or Boost disable disable when TS pin is out

of range. Recommend 103AT-2 thermistor.

Analog

QON

I

BATFET enable control in shipping mode. A logic low to high transition on this pin with minimum 2ms high level turns on

BATFET to exit shipping mode. It has internal 1MΩ (typ.) pull down. For backward compatibility, when BATFET enable

control function is not used, the pin can be no connect or tied to TS pin. (Please refer to Shipping Mode for detail

description).

6

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

PIN FUNCTIONS (continued)

TYPE

DESCRIPTION

NAME

NO.

BAT

13,14

P

Battery connection point to the positive terminal of the battery pack. The internal BATFET is connected between BAT and

SYS. Connect a 10uF closely to the BAT pin.

SYS

15,16

17,18

I

System connection point. The internal BATFET is connected between BAT and SYS. When the battery falls below the

minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage.

PGND

P

Power ground connection for high-current power converter node. Internally, PGND is connected to the source of the n-

channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A

single point connection is recommended between power PGND and the analog GND near the IC PGND pin.

SW

19,20

21

O

P

Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the

drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.

BTST

REGN

PWM high side driver positive supply. Internally, the BTST is connected to the anode of the boost-strap diode. Connect

the 0.047µF bootstrap capacitor from SW to BTST.

22

PWM low side driver positive supply output. Internally, REGN is connected to the cathode of the boost-strap diode.

Connect a 4.7-μF (10V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the

IC. REGN also serves as bias rail of TS pin.

PMID

23

–

O

P

Connected to the drain of the reverse blocking MOSFET and the drain of HSFET. Given the total input capacitance,

connect a 1-µF capacitor on VBUS to PGND, and the recommended 8.2uF or more on PMID to PGND.

PowerPAD

Exposed pad beneath the IC for heat dissipation. Always solder PowerPAD™ to the board, and have vias on the

PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

VALUE

VBUS (converter not switching)

–2 V – 15 V⁽²⁾

–0.3 V – 15 V⁽²⁾

–0.3 V – 12 V

PMID (converter not switching)

STAT, PG

BTST

SW

–2 V – 7 V

8V (Peak for 20ns

duration)

Voltage range (with respect to GND)

BAT, SYS (converter not switching)

–0.3 V – 6 V

–0.3 V – 7 V

–0.3 V – 0.3 V

6mA

SDA, SCL, INT, OTG, ILIM, REGN, TS, QON CE , D+, D–, PSEL

BTST TO SW

PGND to GND

INT, STAT, PG

Output sink current

Junction temperature

Storage temperature

–40°C to 150°C

–65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating

conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage

values are with respect to the network ground terminal unless otherwise noted.

(2) VBUS is specified up to 16V for a maximum of 24 hours under no load conditions.

RECOMMENDED OPERATING CONDITIONS

MIN

MAX

6.2⁽¹⁾

3

UNIT

V

V_IN

Input voltage

3.9

I_IN

Input current (VBUS)

A

I_SYS

V_BAT

Output current (SYS)

3.5

4.4

3

A

Battery voltage

V

Fast charging current

A

I_BAT

T_A

Discharging current with internal MOSFET

Operating free-air temperature range

5.5

85

A

–40

°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BTST or SW pins. A tight

layout minimizes switching noise.

Submit Documentation Feedback

7

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

UNITS

THERMAL INFORMATION

RGE PACKAGE

THERMAL METRIC⁽¹⁾

24-PIN

32.2

29.8

9.1

θ_JA

Junction-to-ambient thermal resistance

θ_JCtop

θ_JB

Junction-to-case (top) thermal resistance

Junction-to-board thermal resistance

°C/W

ψ_JT

Junction-to-top characterization parameter

Junction-to-board characterization parameter

Junction-to-case (bottom) thermal resistance

0.3

ψ_JB

9.1

θ_JCbot

2.2

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

space

ELECTRICAL CHARACTERISTICS

V_{VBUS_UVLOZ}< V_VBUS< V_ACOVand V_VBUS> V_BAT+ V_SLEEP, T_J= –40°C to 125°C and T_J= 25°C for typical values unless other

noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNITS

QUIESCENT CURRENTS

V_VBUS< V_UVLO, VBAT = 4.2 V, leakage between

BAT and VBUS

5

µA

High-Z Mode, or no VBUS, BATFET disabled

(REG07[5] = 1), –40°C – 85°C

I_BAT

Battery discharge current (BAT, SW, SYS)

16

20

µA

High-Z Mode, or no VBUS, BATFET enabled

(REG07[5] = 0), –40°C – 85°C

32

15

55

30

3

µA

V_VBUS= 5 V, High-Z mode, No battery

V_VBUS> V_UVLO, V_VBUS> V_BAT, converter not

switching

1.5

mA

I_VBUS

Input supply current (VBUS)

V_VBUS> V_UVLO, V_VBUS> V_BAT, converter switching,

V_BAT=3.2V, I_SYS=0A

4

3.5

mA

V_VBUS> V_UVLO, V_VBUS> V_BAT, converter switching,

charge disable, V_BAT=3.8V, I_SYS=100µA

VBAT=4.2V, Boost mode, I_VBUS= 0A, converter

switching

I_BOOST

Battery Discharge Current in boost mode

VBUS/BAT POWER UP

V_{VBUS_OP}

V_{VBUS_UVLOZ}

V_SLEEP

VBUS operating range

3.9

3.6

35

6.2

V

VBUS for active I²C, no battery

Sleep mode falling threshold

V_VBUSrising

V_VBUSfalling, V_VBUS-VBAT

V_VBUSrising, V_VBUS-VBAT

V_VBUSrising

80

120

350

6.6

mV

V

V_SLEEPZ

Sleep mode rising threshold

170

6.2

250

V_ACOV

VBUS over-voltage rising threshold

VBUS Over-Voltage Falling Hysteresis

Battery for active I²C, no VBUS

Battery depletion threshold

V_{ACOV_HYST}

V_{BAT_UVLOZ}

V_{BAT_DPL}

V_{BAT_DPL_HY}

V_VBUSMIN

I_BADSRC

V_VBUSfalling

250

mV

V

V_BATrising

2.3

V_BATfalling

2.4

200

3.8

30

2.6

V

Battery depletion rising hysteresis

Bad adapter detection threshold

Bad adapter detection current source

Bad source detection duration

V_BATrising

mV

V

V_VBUSfalling

mA

ms

t_BADSRC

30

8

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

ELECTRICAL CHARACTERISTICS (continued)

V_{VBUS_UVLOZ}< V_VBUS< V_ACOVand V_VBUS> V_BAT+ V_SLEEP, T_J= –40°C to 125°C and T_J= 25°C for typical values unless other

noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNITS

POWER PATH MANAGEMENT

Isys = 0A, BATFET (Q4) off, V_BATup to 4.2 V,

REG01[3:1]=101, V_SYSMIN= 3.5 V

V_{SYS_RANGE}

V_{SYS_MIN}

Typical system regulation voltage

System voltage output

3.5

4.35

V

REG01[3:1]=101, V_SYSMIN= 3.5 V

3.65

28

Top reverse blocking MOSFET on-

resistance between VBUS and PMIID

R_ON(RBFET)

41

mΩ

T_J= –40°C – 85°C

T_J= -40°C – 125°C

T_J= –40°C – 85°C

T_J= -40°C – 125°C

39

61

51

58

82

90

Internal top switching MOSFET on-

resistance between PMID and SW

R_ON(HSFET)

mΩ

Internal bottom switching MOSFET on-

resistance between SW and PGND

R_ON(LSFET)

mΩ

BATFET forward voltage in supplement

mode

V_FWD

BAT discharge current 10mA

30

mV

V_{SYS_BAT}

V_BATGD

SYS/BAT Comparator

V_SYSfalling

V_BATrising

V_BATfalling

70

3.55

100

mV

V

Battery good comparator rising threshold

Battery good comparator falling threshold

V_{BATGD_HYST}

mV

BATTERY CHARGER

V_{BAT_REG_ACC}Charge voltage regulation accuracy

V_BAT= 4.112V and 4.208V

–0.5

-4

0.5

4

%

V_BAT= 3.8V, I_CHG= 1024mA, T_J= 25°C

V_BAT= 3.8V, I_CHG= 1024mA, T_J= -20°C – 125°C

V_BAT= 3.8V, I_CHG= 2112mA, T_J= -20°C – 125°C

I_{ICHG_REG_ACC}

Fast charge current regulation accuracy

-7

7

–10

10

V_BAT= 3.1V, I_CHG= 104mA, REG02=03 and

REG02[0]=1

I_{CHG_20pct}

Charge current with 20% option on

Battery LOWV falling threshold

Battery LOWV rising threshold

75

2.6

2.8

–20

175

2.9

3.1

20

mA

V

V_BATLOWV

Fast charge to precharge, REG04[1] = 1

2.8

3.0

Precharge to fast charge, REG04[1] = 1

(Typical 200mV hysteresis)

V_{BATLOWV_HYST}

V

I_{PRECHG_ACC}

I_{TYP_TERM_ACC}

I_{TERM_ACC}

V_SHORT

Precharge current regulation accuracy

Typical Termination current

Termination current accuracy

Battery Short Voltage

VBAT = 2.6V, I_CHG= 256mA

I_TERM= 256mA, I_CHG= 2048mA

VBAT falling

%

mA

%

265

–22.5

22.5

2.0

200

100

20

V

V_{SHORT_HYST}

I_SHORT

Battery Short Voltage hysteresis

Battery short current

VBAT rising

mV

mA

mV

ms

VBAT<2.2V

V_RECHG

Recharge threshold below VBAT_REG

Recharge deglitch time

VBAT falling, REG04[0] = 0

VBAT falling, REG04[0]=0

T_J= 25°C

t_RECHG

24

28

35

R_{ON_BATFET}

SYS-BAT MOSFET on-resistance

mΩ

T_J= –40°C – 125°C

24

INPUT VOLTAGE/CURRENT REGULATION

V_{INDPM_REG_ACC}Input voltage regulation accuracy

-2

85

2

100

150

500

900

1.5

%

USB100

mA

A

USB150

125

440

750

1.3

USB Input current regulation limit, VBUS =

5V, current pulled from SW

I_{USB_DPM}

USB500

USB900

I_{ADPT_DPM}

I_{IN_START}

K_ILIM

Input current regulation accuracy

Input current limit during system start up

I_IN= K_ILIM/R_ILIM

IADP=1.5A, REG00[2:0]=101

VSYS<2.2V

IINDPM = 1.5A

100

435

mA

395

475 A x Ω

D+/D- DETECTION (bq24297)

V_{D+_SRC}

I_{D+_SRC}

I_{D–_SINK}

D+ voltage source

0.5

7

0.7

14

150

1

V

D+ connection check current source

D– current sink

µA

V

50

–1

100

D–, switch open

D+, switch open

I_{D_LKG}

Leakage current into D+/D–

D+ Low comparator threshold

1

V_{D+_LOW}

0.8

Submit Documentation Feedback

9

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

V_{VBUS_UVLOZ}< V_VBUS< V_ACOVand V_VBUS> V_BAT+ V_SLEEP, T_J= –40°C to 125°C and T_J= 25°C for typical values unless other

noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNITS

V_{D–_LOWdatref}

R_{D–_DWN}

D– Low comparator threshold

D– Pulldown for connection check

250

400

mV

14.25

24.8

kΩ

Charging timer with 100mA USB host in

default mode

t_{SDP_DEFAULT}

V_{adpt1_lo}

V_{adpt1_hi}

V_{adpt2_lo}

V_{adpt2_hi}

V_{adpt3_lo}

V_{adpt3_hi}

45

49.5

61.5

18.5

31.5

49.5

61.5

mins

%

D+ Low Comparator Threshold for Non-

standard adapter Divider-1

As Percentage of REGN, 0°C – 85°C⁽¹⁾

46.5

58.5

15.5

28.5

46.5

58.5

48

60

17

30

48

60

D+ Low Comparator Threshold for Non-

standard adapter Divider-1

%

D+ Low Comparator Threshold for Non-

standard adapter Divider-2

%

D+ Low Comparator Threshold for Non-

standard adapter Divider-2

%

D- Low Comparator Threshold for Non-

standard adapter Divider-3

%

D- High Comparator Threshold for Non-

standard adapter Divider-3

%

BAT OVER-VOLTAGE PROTECTION

V_BATOVP

Battery over-voltage threshold

V_BATrising, as percentage of V_{BAT_REG}

V_BATfalling, as percentage of V_{BAT_REG}

104

2

%

V_{BATOVP_HYST}

Battery over-voltage hysteresis

Battery over-voltage deglitch time to disable

charge

t_BATOVP

1

µs

THERMAL REGULATION AND THERMAL SHUTDOWN

T_{Junction_REG}

T_SHUT

Junction temperature regulation accuracy

Thermal shutdown rising temperature

Thermal shutdown hysteresis

REG06[1:0] = 11

120

160

30

1

°C

ms

Temperature increasing

T_{SHUT_HYS}

Thermal shutdown rising deglitch

Thermal shutdown falling deglitch

Temperature increasing delay

Temperature decreasing delay

1

COLD/HOT THERMISTER COMPARATOR

Cold temperature threshold, TS pin voltage

rising threshold

V_LTF

Charger suspends charge. As Percentage to V_REGN

As Percentage to V_REGN

73 73.5%

0.4

74

%

ms

%

Cold temperature hysteresis, TS pin voltage

falling

V_{LTF_HYS}

V_HTF

Hot temperature TS pin voltage falling

threshold

As Percentage to V_REGN

46.6

47.7

44.7

10

76

1

48.8

45.2

Cut-off temperature TS pin voltage falling

threshold

V_TCO

As Percentage to V_REGN

44.2

75.5

78.5

35.5

32.5

29.5

Deglitch time for temperature out of range

detection

V_TS> V_LTF, or V_TS< V_TCO, or V_TS< V_HTF

Cold Temperature Threshold, TS pin

Voltage Rising Threshold

As Percentage to V_REGNREG02[1]=0

(Approx. -10◦C w/ 103AT)

VBCOLD0

76.5

79.5

36.5

33.5

30.5

As Percentage to V_REGNREG02[1]=0

(Approx. 1◦C w/ 103AT)

VBCOLD0_HYS

VBCOLD1

Cold Temperature Threshold 1, TS pin

Voltage Rising Threshold

As Percentage to V_REGNREG02[1]=1

(Approx. -20◦C w/ 103AT)

79

1

As Percentage to V_REGNREG02[1]=1

(Approx. 1◦C w/ 103AT)

VBCOLD1_HYS

VBHOT0

Hot Temperature Threshold, TS pin Voltage As Percentage to V_REGNREG06[3:2]= 01

falling Threshold

36

3

(Approx. 55◦C w/ 103AT)

As Percentage to V_REGNREG06[3:2]= 01

(Approx. 3◦C w/ 103AT)

VBHOT0_HYS

VBHOT1

Hot Temperature Threshold 1, TS pin

Voltage falling Threshold

As Percentage to V_REGNREG06[3:2]= 00

(Approx. 60◦C w/ 103AT)

33

3

As Percentage to V_REGNREG06[3:2]= 00

(Approx. 3◦C w/ 103AT)

VBHOT1_HYS

VBHOT2

Hot Temperature Threshold 2, TS pin

Voltage falling Threshold

As Percentage to V_REGNREG06[3:2]= 10

(Approx. 65◦C w/ 103AT)

30

(1) REGN LDO is configured in drop-out mode. VBUS is close to REGN when I_REGN= 0mA.

10 Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

ELECTRICAL CHARACTERISTICS (continued)

V_{VBUS_UVLOZ}< V_VBUS< V_ACOVand V_VBUS> V_BAT+ V_SLEEP, T_J= –40°C to 125°C and T_J= 25°C for typical values unless other

noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNITS

As Percentage to V_REGNREG06[3:2]= 10

(Approx. 3◦C w/ 103AT)

VBHOT2_HYS

CHARGE OVER-CURRENT COMPARATOR

3

%

HSFET cycle by cycle over-current

threshold

I_{HSFET_OCP}

I_{BATFET_OCP}

V_{LSFET_UCP}

5.3

5.5

7.5

6.6

A

System over load threshold

LSFET charge under-current falling

threshold

From sync mode to non-sync mode

100

mA

F_SW

PWM Switching frequency, and digital clock

Maximum PWM duty cycle

1300

1500

97

1700

kHz

%

D_MAX

VBTST-VSW when LSFET refresh pulse is

requested, VBUS=5V

V_{BTST_REFRESH}

Bootstrap refresh comparator threshold

3.6

V

Submit Documentation Feedback

11

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

V_{VBUS_UVLOZ}< V_VBUS< V_ACOVand V_VBUS> V_BAT+ V_SLEEP, T_J= –40°C to 125°C and T_J= 25°C for typical values unless other

noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNITS

BOOST MODE OPERATION

V_{OTG_REG_ACC}

V_{OTG_BAT}

OTG output voltage

I(VBUS)=0, REG06[7:4]=0111 (4.998V)

I(VBUS) = 0, REG06[7:4]=0111 (4.998V)

BAT falling, REG04[1]=1

REG01[0] = 0

5

V

OTG output voltage accuracy

Battery voltage exiting OTG mode

-3

2.9

1

3

%

V

A

I_OTG

OTG mode output current

REG01[0] = 1

1.5

5.8

A

V_{OTG_OVP}

OTG over-voltage threshold

Rising Threshold

6

V

V_{OTG_OVP_HYS}

I_{OTG_LSOCP}

I_{OTG_HSZCP}

OTG over-voltage threshold hysteresis

LSFET cycle by cycle current limit

HSFET under current falling threshold

Falling Threshold

300

mV

A

5

100

1.15

1.70

mA

REG01[0] = 0

REG01[0] = 1

1.00

1.50

1.30

1.90

I_{RBFET_OCP}

RBFET over-current threshold

A

OTG mode over-current protection off cycle

time

t_{OTG_OCP_OFF}

32

ms

µs

OTG mode over-current protection on cycle

time

t_{OTG_OCP_ON}

260

REGN LDO

V_VBUS= 6V, I_REGN= 40mA

V_VBUS= 5V, I_REGN= 20mA

V_VBUS= 5V, V_REGN= 3.8V

4.8

4.7

50

5

5.5

V

V_REGN

REGN LDO output voltage

REGN LDO current limit

4.8

I_REGN

mA

QON Timing

t_QON

QON pin high time to turn on BATFET

2

ms

LOGIC I/O PIN CHARACTERISTICS (OTG, CE, STAT, QON, PSEL, PG)

V_ILO

Input low threshold

0.4

V

V_IH

Input high threshold

1.3

V_{OUT_LO}

Output low saturation voltage

Sink current = 5 mA

Pull up rail 1.8V

Pull up rail 3.6V

0.4

1

High level leakage current (OTG, CE,

STAT , PSEL, PG)

I_BIAS

µA

I_BIAS

High level leakage current (QON)

8

I²C INTERFACE (SDA, SCL, INT)

V_IH

Input high threshold level

VPULL-UP = 1.8V, SDA and SCL

Sink current = 5mA

1.3

V

V_IL

Input low threshold level

Output low threshold level

High-level leakage current

SCL clock frequency

0.4

1

V_OL

I_BIAS

f_SCL

V

VPULL-UP = 1.8V, SDA and SCL

µA

kHz

400

DIGITAL CLOCK AND WATCHDOG TIMER

f_HIZ

f_DIG

Digital crude clock

Digital clock

REGN LDO disabled

REGN LDO enabled

REGN LDO disabled

REGN LDO enabled

15

1300

112

35

1500

160

50

kHz

1700

t_WDT

REG05[5:4]=11

sec

136

160

12

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Figure 3. I²C-Compatible Interface Timing Diagram

TYPICAL CHARACTERISTICS

Table 1. Tables of Figures

FIGURE NO.

Figure 4

CHARGING EFFICIENCY vs. CHARGING CURRENT (DCR = 10mΩ)

SYSTEM EFFICIENCY vs. SYSTEM LOAD CURRENT (DCR = 10mΩ)

BOOST MODE EFFICIENCY vs VBUS LOAD CURRENT (DCR = 10mΩ)

SYS VOLTAGE REGULATION vs SYSTEM LOAD CURRENT

Figure 5

Figure 6

Figure 7

BOOST MODE VBUS VOLTAGE REGULATION (Typical Output = 4.998V ; REG06[7:4]=0111) vs VBUS

LOAD CURRENT

Figure 8

SYS VOLTAGE vs TEMPERATURE

Figure 9

Figure 10

Figure 11

Figure 12

Figure 13

Figure 14

Figure 15

Figure 16

Figure 17

Figure 18

Figure 19

Figure 20

Figure 21

Figure 22

Figure 23

BAT VOLTAGE vs TEMPERATURE

INPUT CURRENT LIMIT vs TEMPERATURE

CHARGE CURRENT vs PACKAGE TEMPERATURE

bq24296 Power Up with Charge Enabled (VBAT =3.2V)

bq24297 Power Up with Charge Enabled (VBAT =3.2V)

bq24297 Power Up with Charge Disabled (VBAT =3.2V)

Charge Enable (VBUS = 5V)

Charge Disable

PWM Switching in Buck Mode (VBUS = 5V, No Battery, ISYS = 40mA, Charge Disable)

PFM Switching in Buck Mode (VBUS = 5V, VBAT = 3.6V, ICHG = 2.5A)

Input Current DPM Response Without Battery (VBUS = 5V, IIN = 3A, No Battery, Charge Disable

Load Transient During Supplement Mode (VBUS = 5V, IIN = 1.5A, VBAT = 3.8V)

Boost Mode Switching (VBAT = 3.8V, ILOAD = 1A)

Boost Mode Load Transient (VBAT = 3.8V)

Submit Documentation Feedback

13

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

CHARGE EFFICIENCY

SYSTEM EFFICIENCY

vs

SYSTEM LOAD CURRENT

vs

CHARGE CURRENT

95

90

85

80

75

70

90

85

80

75

70

VBUS = 5V

2.5

65

0

0.5

1

1.5

2

2.5

3

3.5

0

0.5

1

1.5

2

3

Charge Current (A)

Load Current (A)

Figure 5.

Figure 4.

BOOST MODE EFFICIENCY

vs

VBUS LOAD CURRENT

SYS VOLTAGE REGULATION

vs

SYSTEM LOAD CURRENT

100

95

90

85

80

75

70

65

60

4

3.9

3.8

3.7

3.6

3.5

3.4

3.3

3.2

SYSMIN = 3.5

SYSMIN = 3.2

SYSMIN = 3.7

VBAT = 3.2V

VBAT = 3.5V

VBAT = 3.8V

0

0.5

1

1.5

0

0.5

1

1.5

2

2.5

3

3.5

VBUS Load Current (A)

System Load Current (A)

Figure 6.

Figure 7.

BOOST MODE VBUS VOLTAGE REGULATION

(Typical Output = 4.998V ; REG06[7:4]=0111)

vs

SYS VOLTAGE

vs

TEMPERATURE

VBUS LOAD CURRENT

5.1

5

3.7

3.65

3.6

4.9

4.8

4.7

4.6

4.5

3.55

3.5

VBAT = 3.2V

VBAT = 3.5V

VBAT = 3.8V

SYSMIN = 3.5V

0

0.5

1

1.5

-50

-25

0

25

50

75

100

125

150

VBUS Load Current (A)

Temperature (^oC)

Figure 8.

Figure 9.

14

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

BAT VOLTAGE

vs

TEMPERATURE

INPUT CURRENT LIMIT

vs

TEMPERATURE

4.4

4.35

4.3

2.5

2

1.5

1

4.25

4.2

IIN = 500mA

IIN = 1.5A

IIN = 2A

0.5

0

VREG = 4.208V

VREG = 4.35V

4.15

4.1

-50

-25

0

25

50

75

100

125

150

-50

-25

0

25

50

75

100

125

150

Temperature (^oC)

Temperature ^(oC)

Figure 10.

Figure 11.

CHARGE CURRENT

vs

PACKAGE TEMPERATURE

bq24296 Power Up with Charge Enabled (VBAT =3.2V)

2.5

2

TREG = 120C

TREG = 80C

VBUS

5V/div

1.5

1

REGN

5V/div

SYS

2V/div

0.5

0

IVBUS

100mA/div

100ms/div

60

80

100

120

Package Temperature (^oC)

Figure 12.

140

160

Figure 13.

bq24297 Power Up with Charge Enabled (VBAT =3.2V)

bq24297 Power Up with Charge Disabled (VBAT =3.2V)

VBUS

5V/div

REGN

5V/div

REGN

5V/div

SYS

2V/div

SYS

2V/div

IBAT

2A/div

100ms/div

Figure 14.

Figure 15.

Submit Documentation Feedback

15

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

PWM Switching in Buck Mode

(VBUS = 5V, No Battery, ISYS = 40mA, Charge Disable)

Charge Disable

STAT

2V/div

CE

5V/div

IL

1A/div

SW

5V/div

SW

IBAT

2V/div

1A/div

4ms/div

400ns/div

Figure 17.

Figure 18.

PFM Switching in Buck Mode

(VBUS = 5V, VBAT = 3.6V, ICHG = 2.5A)

Input Current DPM Response Without Battery

(VBUS = 5V, IIN = 3A, No Battery, Charge Disable)

SYS3p5

500mV/div

SYS3p7

100mV/div

ISYS

2A/div

SW

2V/div

IL

1A/div

IVBUS

2A/div

4ms/div

2ms/div

Figure 19.

Figure 20.

Load Transient During Supplement Mode

(VBUS = 5V, IIN = 1.5A, VBAT = 3.8V)

Boost Mode Switching

(VBAT = 3.8V, ILOAD = 1A)

SYS3p8

500mV/div

ISYS

2A/div

SW

2V/div

IBAT

2A/div

IVBUS

2A/div

IL

1A/div

20ms/div

400ns/div

Figure 21.

Figure 22.

16

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Boost Mode Load Transient

(VBAT = 3.8V)

VBUS

200mV/div

IBAT

1A/div

IVBUS

1A/div

4ms/div

Figure 23.

Submit Documentation Feedback

17

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

I²C Registers

Address: 6BH. REG00-07 support Read and Write. REG08-0A are read only.

Input Source Control Register REG00 (default 00110xxx, or 3x)

BIT

DESCRIPTION

Bit 7

EN_HIZ

0 – Disable, 1 – Enable

Default: Disable (0)

Input Voltage Limit

Bit 6

Bit 5

Bit 4

Bit 3

VINDPM[3]

VINDPM[2]

VINDPM[1]

VINDPM[0]

640mV

320mV

160mV

80mV

Offset 3.88V, Range: 3.88V-5.08V

Default: 4.36V (0110)

Input Current Limit (Actual input current limit is the lower of I²C and ILIM)

Bit 2

Bit 1

Bit 0

IINLIM[2]

IINLIM[1]

IINLIM[0]

000 – 100mA, 001 – 150mA, 010 – 500mA,

011 – 900mA, 100 – 1A, 101 – 1.5A,

110 – 2A, 111 – 3A

bq24296

PSEL=Lo : 3A (111)

PSEL=Hi : 100mA (000) (OTG pin =Lo) or 500mA (OTG pin=Hi)

bq24297

Default SDP : 100mA (000) (OTG pin =Lo) or 500mA (OTG

pin=Hi)

Default DCP/CDP: 3A (111)

Default Divider 1 & 2 : 2A (110)

Default Divider 3 : 1A (100)

Power-On Configuration Register REG01 (default 00011011, or 1B)

BIT

DESCRIPTION

NOTE

Bit 7

Register Reset

0 – Keep current register setting,

1 – Reset to default

Default: Keep current register setting (0)

Note: Register Reset bit does not reset device to default

mode

Bit 6

I²C Watchdog

Timer Reset

0 – Normal ; 1 – Reset

Default: Normal (0)

Note: Consecutive I2C watchdog timer reset requires

minimum 20uS delay

Charger Configuration

Bit 5

OTG_CONFIG

0 – OTG Disable; 1 – OTG Enable

0- Charge Disable; 1- Charge Enable

Default: OTG disable (0)

Note: OTG_CONFIG would over-ride Charge Enable

Function in CHG_CONFIG

Bit 4

CHG_CONFIG

Default: Charge Battery (1)

Minimum System Voltage Limit

Bit 3

Bit 2

Bit 1

SYS_MIN[2]

SYS_MIN[1]

SYS_MIN[0]

0.4V

0.2V

0.1V

Offset: 3.0V, Range 3.0V-3.7V

Default: 3.5V (101)

Boost Mode Current Limit

Bit 0 BOOST_LIM

0 – 1A, 1 – 1.5A

Default: 1.5A (1)

18

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Charge Current Control Register REG02 (default 01100000, or 60)

BIT

DESCRIPTION

NOTE

Fast Charge Current Limit

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

ICHG[5]

ICHG[4]

ICHG[3]

ICHG[2]

ICHG[1]

ICHG[0]

BCOLD

2048mA

1024mA

512mA

256mA

128mA

64mA

Offset: 512mA

Range: 512-3008mA (000000 - 100111)

Default: 2048mA (011000)

Note: ICHG higher than 3008mA is not suported

Set Boost Mode temperature monitor threshold

voltage to disable boost mode

Default: V_bcold0(0)

0 – V_bcold0(Typ. 76% of REGN or -10◦C w/ 103AT

thermistor )

1 – V_bcold1(Typ. 79% of REGN or -20◦C w/ 103AT

thermistor)

Bit 0

FORCE_20PCT

0 – ICHG as Fast Charge Current (REG02[7:2])

Default: ICHG as Fast Charge Current (REG02[7:2]) and

and IPRECH as Pre-Charge Current (REG03[7:4]) IPRECH as Pre-Charge Current (REG03[7:4])

programmed

programmed (0)

1 – ICHG as 20% Fast Charge Current

(REG02[7:2]) and IPRECH as 50% Pre-Charge

Current (REG03[7:4]) programmed

Pre-Charge/Termination Current Control Register REG 03 (default 00010001, or 0x11)

BIT

DESCRIPTION

NOTE

Pre-Charge Current Limit

Bit 7

Bit 6

Bit 5

Bit 4

IPRECHG[3] 1024mA

IPRECHG[2] 512mA

Offset: 128mA,

Range: 128mA – 2048mA

Default: 256mA (0001)

IPRECHG[1] 256mA

IPRECHG[0] 128mA

Termination Current Limit

Bit 3

Bit 2

Bit 1

Bit 0

ITERM[3]

ITERM[2]

ITERM[1]

ITERM[0]

1024mA

512mA

256mA

128mA

Offset: 128mA

Range: 128mA – 2048mA

Default: 256mA (0001)

Charge Voltage Control Register REG04 (default 10110010, or 0xB2)

BIT

DESCRIPTION

NOTE

Charge Voltage Limit

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

VREG[5]

VREG[4]

VREG[3]

VREG[2]

VREG[1]

VREG[0]

BATLOWV

512mV

Offset: 3.504V

Range: 3.504V – 4.400V

Default: 4.208V

256mV

128mV

64mV

32mV

16mV

0 – 2.8V, 1 – 3.0V

Default: 3.0V (1) (pre-charge to fast charge)

Default: 100mV (0)

Battery Recharge Threshold (below battery regulation voltage)

Bit 0 VRECHG 0 – 100mV, 1 – 300mV

Submit Documentation Feedback

19

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

Charge Termination/Timer Control Register REG05 (default 10011010, or 0x9A)

BIT

DESCRIPTION

NOTE

Charging Termination Enable

Bit 7

Bit 6

EN_TERM

Reserved

0 – Disable, 1 – Enable

0 - Reserved

Default: Enable termination (1)

I2C Watchdog Timer Setting

Bit 5

Bit 4

WATCHDOG[1] 00 – Disable timer, 01 – 40s, 10 – 80s, 11 –

Default: 40s (01)

160s

WATCHDOG[0]

Charging Safety Timer Enable

Bit 3 EN_TIMER 0 – Disable, 1 – Enable

Fast Charge Timer Setting

Default: Enable (1)

Bit 2

Bit 1

Bit 0

CHG_TIMER[1] 00 – 5 hrs, 01 – 8 hrs, 10 – 12 hrs, 11 – 20

Default: 12 hrs (10)

(See Charging Safety Timer for details)

hrs

CHG_TIMER[0]

Reserved

0 - Reserved

Boost Voltage/Thermal Regulation Control Register REG06 (default 01110011, or 0x73)

BIT

DESCRIPTION

512mV

NOTE

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

BOOSTV[3]

BOOSTV[2]

BOOSTV[1]

BOOSTV[0]

BHOT[1]

Offset: 4.55V

Range: 4.55V – 5.51V

Default:4.998V(0111)

256mV

128mV

64mV

Set Boost Mode temperature monitor

threshold voltage to disable boost mode

Voltage to disable boost mode

Default: V_bhot1(00)

Note: For BHOT[1:0]=11, boost mode operates without

temperature monitor and the NTC_FAULT is generated based

BHOT[0]

00 – V_bhot1(33% of REGN or 55◦C w/ 103AT on V_bhot1threshold

thermistor)

01 – V_bhot0(36% of REGN or 60◦C w/ 103AT

thermistor)

10 – V_bhot2(30% of REGN or 65◦C w/ 103AT

thermistor)

11 – Disable boost mode thermal protection.

Thermal Regulation Threshold

Bit 1

Bit 0

TREG[1]

TREG[0]

00 – 60°C, 01 – 80°C, 10 – 100°C, 11 –

120°C

Default: 120°C (11)

Misc Operation Control Register REG07 (default 01001011, or 4B)

BIT

DESCRIPTION

NOTE

Force DPDM detection

Bit 7

DPDM_EN

0 – Not in D+/D– detection;

1 – Force D+/D– detection when VBUS power is

presence

Default: Not in D+/D– detection (0), Back to 0

after detection complete

Safety Timer Setting during Input DPM and Thermal Regulation

Bit 6

TMR2X_EN

0 – Safety timer not slowed by 2X during input DPM Default: Safety timer slowed by 2X (1)

or thermal regulation,

1 – Safety timer slowed by 2X during input DPM or

thermal regulation

Force BATFET Off

Bit 5

BATFET_Disable

0 – Allow BATFET (Q4) turn on, 1 – Turn off

BATFET (Q4)

Default: Allow BATFET (Q4) turn on(0)

Bit 4

Bit 3

Bit 2

Bit 1

Reserved

0 - Reserved

1 - Reserved

0 - Reserved

Reserved

INT_MASK[1]

0 – No INT during CHRG_FAULT, 1 – INT on

CHRG_FAULT

Default: INT on CHRG_FAULT (1)

Default: INT on BAT_FAULT (1)

Bit 0

INT_MASK[0]

0 – No INT during BAT_FAULT, 1 – INT on

BAT_FAULT

20

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

System Status Register REG08

BIT

DESCRIPTION

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

VBUS_STAT[1] 00 – Unknown (no input, or DPDM detection incomplete), 01 – USB host, 10 – Adapter port, 11 – OTG

VBUS_STAT[0]

CHRG_STAT[1] 00 – Not Charging, 01 – Pre-charge (<V_BATLOWV), 10 – Fast Charging, 11 – Charge Termination Done

CHRG_STAT[0]

DPM_STAT

PG_STAT

0 – Not DPM, 1 – VINDPM or IINDPM

0 – Not Power Good, 1 – Power Good

THERM_STAT

VSYS_STAT

0 – Normal, 1 – In Thermal Regulation

0 – Not in VSYSMIN regulation (BAT>VSYSMIN), 1 – In VSYSMIN regulation (BAT<VSYSMIN)

New Fault Register REG09^(1)(2)(3)

BIT

DESCRIPTION

Bit 7

Bit 6

WATCHDOG_FAULT 0 – Normal, 1- Watchdog timer expiration

OTG_FAULT

0 – Normal, 1 – VBUS overloaded in OTG, or VBUS OVP, or battery is too low (any conditions that we

cannot start boost function)

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

CHRG_FAULT[1]

CHRG_FAULT[0]

BAT_FAULT

00 – Normal, 01 – Input fault (OVP or bad source), 10 - Thermal shutdown,

11 – Charge Timer Expiration

0 – Normal, 1 – System OVP

Reserved – 0

Reserved

NTC_FAULT[1]

0-Normal 1–Cold Note: Cold temperature threshold is different based on device operates in buck or

boost mode

Bit 0

NTC_FAULT[0]

0-Normal 1–Hot Note: Hot temperature threshold is different based on device operates in buck or boost

mode

(1) REG09 only supports single byte i2c read.

(2) All register bits in REG09 are latched fault. First time read of REG09 will clear the previous fault and second read will update fault

register to any fault that still presents.

(3) When adapter is unplugged, input fault (bad source) in CHRG_FAULT bits[5:4] will be set to 01 once.

Vender / Part / Revision Status Register REG0A

BIT

DESCRIPTION

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

PN[2]

001 (bq24296)

011 (bq24297)

PN[1]

PN[0]

Reserved

Rev[2]

Rev[1]

Rev[0]

0 – Reserved

000

DETAILED DESCRIPTION

The bq24296, bq24297 is an I²C controlled power path management device and a single cell Li-Ion battery

charger. It integrates the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-

side switching FET (LSFET, Q3), and battery FET (BATFET, Q4) between system and battery. The device also

integrates the bootstrap diode for the high-side gate drive.

Device Power Up

Power-On-Reset (POR)

The internal bias circuits are powered from the higher voltage of VBUS and BAT. When VBUS or VBAT rises

above UVLOZ, the sleep comparator, battery depletion comparator and BATFET driver are active. I²C interface

is ready for communication and all the registers are reset to default value. The host can access all the registers

after POR.

Submit Documentation Feedback

21

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

Power Up from Battery without DC Source

If only battery is present and the voltage is above depletion threshold (V_{BAT_DEPL}), the BATFET turns on and

connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low R_DSONin

BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

During both boost and charge mode, the device always monitors the discharge current through BATFET. When

the system is overloaded or shorted, the device will immediately turn off BATFET and keep BATFET off until the

input source plugs in again.

BATFET Turn Off

The BATFET can be forced off by the host through I²C REG07[5]. This bit allows the user to independently turn

off the BATFET when the battery condition becomes abnormal during charging. When BATFET is off, there is no

path to charge or discharge the battery. When battery is not attached, the BATFET should be turned off by

setting REG07[5] to 1 to disable charging and supplement mode.

Shipping Mode

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage,

the device can turn off BATFET so that the system voltage is zero to minimize the leakage. The BATFET can be

turned off by setting REG07[5] (BATFET_DISABLE) bit.

In order to keep BATFET off during shipping mode, the host has to disable the watchdog timer (REG05[5:4]=00)

and disable BATFET (REG07[5]=1) at the same time. Once the BATFET is disabled, one of the following events

can turn on BATFET and clear REG07[5] (BATFET_DISABLE) bit.

1. Plug in adapter

2. Write REG07[5]=0

3. watchdog timer expiration

4. Register reset (REG01[7]=1)

5. A logic low to high transition on QON pin (refer to Figure 24 for detail timing)

Min. 2ms

QON

BATFET Status

Turn on by QON

REG07[5]=0

Turn off by i2c command

REG07[5]=1

Figure 24. QON Timing

Power Up from DC Source

When the DC source plugs in, the charger device checks the input source voltage to turn on REGN LDO and all

the bias circuits. It also checks the input current limit before starts the buck converter.

REGN LDO

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The LDO also

provides bias rail to TS external resistors. The pull-up rail of STAT and PG (bq24296) can be connected to

REGN as well.

The REGN is enabled when all the conditions are valid.

1. VBUS above V_{VBUS_UVLOZ}

2. VBUS above V_BAT+ V_SLEEPZin buck mode or VBUS below V_BAT+ V_SLEEPin boost mode

22

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

3. After typical 220ms delay (100ms minimum) is complete

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The

device draws less than I_VBUS(15µA typical) from VBUS during HIZ state. The battery powers up the system when

the device is in HIZ.

Input Source Qualification

After REGN LDO powers up, the device checks the current capability of the input source. The input source has

to meet the following requirements to start the buck converter.

1. VBUS voltage below V_ACOV(not in VBUS over-voltage)

2. VBUS voltage above V_BADSRC(3.8V typical) when pulling I_BADSRC(30mA typical) (poor source detection)

Once the input source passes all the conditions above, the status register REG08[2] goes high and the PG pin

(bq24296) goes low. An INT is asserted to the host.

If the device fails the poor source detection, it will repeat the detection every 2 seconds.

Input Current Limit Detection

The USB ports on personal computers are convenient charging source for portable devices (PDs). If the portable

device is attached to a USB host, the USB specification requires the portable device to draw limited current

(100mA/500mA in USB 2.0, and 150mA/900mA in USB 3.0). If the portable device is attached to a charging port,

it is allowed to draw up to 3A.

After the PG is LOW (bq24296) or REG08[2] goes HIGH, the charger device always runs input current limit

detection when a DC source plugs in unless the charger is in HIZ during host mode.

The bq24297 follows Battery Charging Specification 1.2 (BC1.2) to detect input source through USB D+/D- lines.

The bq24296 sets input current limit through PSEL and OTG pins. After the input current limit detection is done,

the detection result is reported in VBUS_STAT registers (REG08[7:6]) and input current limit is updated in IINLIM

register (REG00[2:0]). In additon, host can write to REG00[2:0] to change the input current limit.

D+/D– Detection Sets Input Current Limit (bq24297)

The bq24297 contains a D+/D– based input source detection to program the input current limit. The D+/D-

detection has three steps: data contact detect (DCD), primary detection, and non-standard adapter detection.

When the charging source passes data contact detect, the device would proceed to run primary detection.

Otherwise the charger would proceed to run non-standard adapter detection.

D+

VDP_SRC

VLGC_HI

IDP_SRC

CHG_DET

VDAC_REF

IDM_SINK

D-

RDM_DWN

Figure 25. USB D+/D- Detection

DCD (Data Contact Detection) uses a current source to detect when the D+/D– pins have made contact during

an attach event. The protocol for data contact detect is as follows:

Submit Documentation Feedback

23

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

•

Detect VBUS present and REG08[2]=1 (power good)

Turn on D+ I_{DP_SRC}and the D– pull-down resistor R_{DM_DWN}for 40ms

If the USB connector is properly attached, the D+ line goes from HIGH to LOW, wait up to 0.5 sec.

Turn off I_{DP_SRC}and disconnect R_{DM_DWN}

The primary detection is used to distinguish between USB host (Standard Down Stream Port, or SDP) and

different type of charging ports (Charging Down Stream Port, or CDP, and Dedicated Charging Port, or DCP).

The protocol for primary detection is as follows:

•

Turn on V_{DP_SRC}on D+ and I_{DM_SINK}on D– for 40ms

If PD is attached to a USB host (SDP), the D– is low. If PD is attached to a charging port (CDP or DCP), the

D– is high

•

Turn off V_{DP_SRC}and I_{DM_SINK}

Table 2 shows the input current limit setting after D+/D– detection.

Table 2. bq24297 USB D+/D– Detection

D+/D– DETECTION

OTG

INPUT CURRENT LIMIT

REG08[7:6]

0.5 sec timer expired in DCD

(D+/D- floating)

—

Proceed to Non-standard

adapter detection

00

USB Host

LOW

HIGH

—

100 mA

500 mA

3 A

01

10

Charging Port

When DCD 0.5 sec timer expires, the non-standard adapter detection is used to distinguish three different divider

bias conditions on D+/D- pins. When non-standard adapter is detected, the input current limit (REG0[2:0]) is set

based on the table shown below and REG08[7:6] is set to 10 (Adapter port). If non-standard adapter is not

detected, REG08[7:6] is set to 00 (Unknown) and the input current limit is set in REG0[2:0] to 500mA by default.

Table 3. bq24297 Non-Standard Adapter Detection

Input

Current

Limit

Non-Standard

D+ Threshold

D- Threshold

Adapter

Divider 1

V_{adpt1_lo}< V_D+< V_{adpt1_hi}

For VBUS=5V, typical range 2.4V < V_D+< 3.1V

V_{adpt1_lo}> V_D-or V_D-< V_{adpt1_hi}

For VBUS=5V, typical range 2.4V > V_D-or V_D-> 3.1V

2A

1A

Divider 2

Divider 3

V_{adpt2_lo}< V_D+< V_{adpt2_hi}

For VBUS=5V, typical range 0.85V < V_D+< 1.5V

NA

V_{adpt3_lo}< V_D+< V_{adpt3_hi}

V_{adpt3_lo}< V_D-< V_{adpt3_hi}

For VBUS=5V, typical range 2.4V > V_D+or V_D+

3.1V

>

For VBUS=5V, typical range 2.4V < V_D-< 3.1V

PSEL/OTG Pins Set Input Current Limit

The bq24296 has PSEL instead of D+/D-. It directly takes the USB PHY device output to decide whether the

input is USB host or charging port.

Table 4. bq24296 Input Current Limit Detection

PSEL

HIGH

LOW

OTG

LOW

HIGH

—

INPUT CURRENT LIMIT

REG08[7:6]

100 mA

500 mA

3A

01

10

24

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

HIZ State wth 100mA USB Host

In battery charging spec, the good battery threshold is the minimum charge level of a battery to power up the

portable device successfully. When the input source is 100mA USB host, and the battery is above bat-good

threshold (V_BATGD), the device follows battery charging spec and enters high impedance state (HIZ). In HIZ state,

the device is in the lowest quiescent state with REGN LDO and the bias circuits off. The charger device sets

REG00[7] to 1, and the VBUS current during HIZ state will be less than 30µA. The system is supplied by the

battery.

Once the charger device enters HIZ state in host mode, it stays in HIZ until the host writes REG00[7]=0. When

the processor host wakes up, it is recommended to first check if the charger is in HIZ state.

In default mode, the charger IC will reset REG00[7] back to 0 when input source is removed. When another

source plugs in, the charger IC will run detection again, and update the input current limit.

Force Input Current Limit Detection

While adapter is plugged-in, the host can force the charger device to run input current limit detection by setting

REG07[7]=1 or when watchdog timeout. During the forced detection, the input current limit is set to 100mA. After

the detection is completed, REG07[7] will return to 0 by itself and new input current limit is set based on D+/D-

(bq24297) or PSEL/OTG (bq24296).

Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery

charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The device provides soft-start when ramp up the system rail. When the system rail is below 2.2V, the input

current limit is forced to 100mA. After the system rises above 2.2V, the charger device sets the input current limit

set by the lower value between register and ILIM pin.

As a battery charger, the charger deploys a 1.5MHz step-down switching regulator. The fixed frequency oscillator

keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current

and temperature, simplifying output filter design.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal saw-

tooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp

height is proportional to the PMID voltage to cancel out any loop gain variation due to a change in input voltage.

In order to improve light-load efficiency, the device switches to PFM control at light load when battery is below

minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is

set by the ratio of SYS and VBUS.

Boost Mode Operation from Battery

The device supports boost converter operation to deliver power from the battery to other portable devices

through USB port. The boost mode output current rating meets the USB On-The-Go 1A output requirement. The

maximum output current is 1.5A. The boost operation can be enabled if the following conditions are valid:

1. BAT above BATLOWV threshold (V_BATLOWVset by REG04[1])

2. VBUS less than V_BAT+ V_SLEEP(in sleep mode)

3. Boost mode operation is enabled (OTG pin HIGH and REG01[5:4]=10)

4. Thermistor Temperature is within boost mode temperature monitor threshold unless BHOT[1:0] is set to 11

(REG06[1:0]) to disable this monitor function

5. After 30ms delay from boost mode enable

In boost mode, the device employs a 1.5MHz step-up switching regulator. Similar to buck operation, the device

switches from PWM operation to PFM operation at light load to improve efficiency.

During boost mode, the status register REG08[7:6] is set to 11, the VBUS output is 5V and the output current

can reach up to 1A or 1.5A, selected via I²C (REG01[0]). In addition, the device provides adjustable boost

voltage from 4.55V to 5.5V by changing BOOSTV bits in REG06[7:4]

Any fault during boost operation, including VBUS over-voltage or over-current, sets the fault register REG09[6] to

1 and an INT is asserted.

Submit Documentation Feedback

25

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car battery. The device

provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or

both.

Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The

minimum system voltage is set by REG01[3:1]. Even with a fully depleted battery, the system is regulated above

the minimum system voltage (default 3.5V).

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode),

and the system is 150mV above the minimum system voltage setting. As the battery voltage rises above the

minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the

V_DSof BATFET.

When the battery charging is disabled or terminated, the system is always regulated at 150mV above the

minimum system voltage setting. The status register REG08[0] goes high when the system is in minimum system

voltage regulation.

4.5

4.3

Charge Enabled

4.1

Charge Disabled

SYS

(V)

3.9

3.7

3.5

Minimum System Voltage

3.3

3.1

2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3

BAT (V)

Figure 26. V(SYS) vs V(BAT)

Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic

Power Management (DPM), which continuously monitors the input current and input voltage.

When input source is over-loaded, either the current exceeds the input current limit (REG00[2:0]) or the voltage

falls below the input voltage limit (REG00[6:3]). The device then reduces the charge current until the input current

falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to

drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement

mode where the BATFET turns on and battery starts discharging so that the system is supported from both the

input source and battery.

During DPM mode (either VINDPM or IINDPM), the status register REG08[3] will go high.

Figure 27 shows the DPM response with 5V/1.2A adapter, 3.2V battery, 2.0A charge current and 3.4V minimum

system voltage setting.

26

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Voltage

5V

VBUS

SYS

BAT

3.6V

3.4V

3.2V

3.18V

Current

3A

ICHG

IIN

2.3A

2.0A

ISYS

1.5A

1.0A

0.5A

-0.7A

DPM

Supplement

Figure 27. DPM Response

Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is

regulated the gate drive of BATFET so that the minimum BATFET V_DSstays at 30mV when the current is low.

This prevents oscillation from entering and exiting the supplement mode. As the discharge current increases, the

BATFET gate is regulated with a higher voltage to reduce R_DSONuntil the BATFET is in full conduction. At this

point onwards, the BATFET V_DSlinearly increases with discharge current. Figure 28 shows the V-I curve of the

BATFET gate regulation operation. BATFET turns off to exit supplement mode when the battery is below battery

depletion threshold.

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0

5

10 15 20 25 30 35 40 45 50 55

V(BAT-SYS) (mV)

Figure 28. BATFET V-I Curve

Battery Charging Management

The device charges 1-cell Li-Ion battery with up to 3A charge current for high capacity tablet battery. The 24mΩ

BATFET improves charging efficiency and minimizes the voltage drop during discharging.

Autonomous Charging Cycle

With battery charging enabled at POR (REG01[5:4]=01), the charger device complete a charging cycle without

host involvement. The device default charging parameters are listed in the following table.

Submit Documentation Feedback

27

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

Table 5. Charging Parameter Default Setting

DEFAULT MODE

Charging Voltage

Charging Current

Pre-charge Current

Termination Current

Temperature Profile

Safety Timer

bq24296 / bq24297

4.208 V

2.048A

256 mA

Hot/Cold

12 hours⁽¹⁾

(1) See section Charging Safety Timer for more information.

A new charge cycle starts when the following conditions are valid:

•

Converter starts

Battery charging is enabled by I²C register bit (REG01[5:4]) = 01 and CE is low

No thermistor fault on TS

No safety timer fault

BATFET is not forced to turn off (REG07[5])

The charger device automatically terminates the charging cycle when the charging current is below termination

threshold and charge voltage is above recharge threshold. When a full battery voltage is discharged below

recharge threshold (REG04[0]), the device automatically starts another charging cycle.After the charge done,

either toggle /CE pin or REG01[5:4] will initiate a new charging cycle.

The STAT output indicates the charging status of charging (LOW), charging complete or charge disable (HIGH)

or charging fault (Blinking). The status register REG08[5:4] indicates the different charging phases: 00-charging

disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a

charging cycle is complete, an INT is asserted to notify the host.

The host can always control the charging operation and optimize the charging parameters by writing to the

registers through I²C.

Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current and constant voltage. At the

beginning of a charging cycle, the device checks the battery voltage and applies current.

Table 6. Charging Current Setting

VBAT

CHARGING CURRENT

REG DEFAULT SETTING

REG08[5:4]

V_BAT< V_SHORT

(Typical 2V)

100mA

–

01

V_SHORT≤ V_BAT< V_BATLOWV

(Typical 2V ≤ V_BAT< 3V)

REG03[7:4]

REG02[7:2]

256mA

01

10

V_BAT≥ V_BATLOWV

2048mA

(Typical V_BAT≥ 3V)

28

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will

be less than the programmed value. In this case, termination is temporarily disabled and the charging safety

timer is counted at half the clock rate.

Regulation Voltage

(3.5V – 4.4V)

Battery Voltage

Fast Charge Current

(500mA-3008mA)

Charge Current

V

BAT_LOWV (2.8V/3V)

V

BAT_SHORT (2V)

I

PRECHARGE (128mA-2048mA)

TERMINATION (128mA-2048mA)

BATSHORT (100mA)

I

Fast Charge and Voltage Regulation

Trickle Charge Pre-charge

Safety Timer

Expiration

Figure 29. Battery Charging Profile

Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

Cold/Hot Temperature Window

The device continuously monitors battery temperature by measuring the voltage between the TS pin and ground,

typically determined by a negative temperature coefficient thermistor and an external voltage divider. The device

compares this voltage against its internal thresholds to determine if charge or boost is allowed.

To initiate a charge cycle, the battery temperature must be within the V_LTFto V_HTFthresholds. During the charge

cycle the battery temperature must be within the V_LTFto V_TCOthresholds, else the device suspends charging and

waits until the battery temperature is within the V_LTFto V_HTFrange.

For battery protection during boost mode, the device monitors the battery temperature to be within the VBCOLDx

to VBHOTx thresholds unless boost mode temperature is disabled by setting BHOT bits (REG06[3:2]) to 11.

When temperature is outside of the temperature thresholds, the boost mode is suspended and REG08[7:6] bits

(VBUS_STAT) are set to 00. Once temperature returns within thresholds, the boost mode is recovered.

REGN

bq24296

bq24297

RT1

TS

RTH

RT2

103AT

Figure 30. TS Resistor Network

Submit Documentation Feedback

29

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

When the TS fault occurs, the fault register REG09[2:0] indicates the actual condition on each TS pin and an INT

is asserted to the host. The STAT pin indicates the fault when charging is suspended.

TEMPERATURE RANGE

TEMPERATURE RANGE TO

INITIATE CHARGE

DURING A CHARGE CYCLE

VREF

CHARGE SUSPENDED

V_LTF

V_LTFH

CHARGE at full C

V_HTF

V_TCO

CHARGE SUSPENDED

AGND

Figure 31. TS Pin Thermistor Sense Thresholds in Charge Mode

Temperature Range to

Boost

VREF

Boost Disable

V

BCOLDx

(-

10ºC / 20ºC)

Boost Enable

V

BHOTx

(55ºC / 60ºC / 65ºC)

Boost Disable

AGND

Figure 32. TS Pin thermistor Sense Thresholds in Boost Mode

Assuming a 103AT NTC thermistor is used on the battery pack Figure 31, the value RT1 and RT2 can be

determined by using the following equation:

æ

ç

è

ö

÷

ø

1

V_VREF´RTH_COLD´RTH_HOT

´

-

V_LTFV_TCO

RT2 =

æ

ç

è

ö

æ

ç

è

ö

V_VREF

RTH_HOT

´

-1 - RTH

´

-1

÷

COLD

V_TCO

V_LTF

ø

V_VREF

-1

V_LTF

RT1=

1

+

RT2 RTH_COLD

(1)

Select 0°C to 45°C range for Li-ion or Li-polymer battery,

RTH_COLD= 27.28 kΩ

RTH_HOT= 4.911 kΩ

30

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

RT1 = 5.52 kΩ

RT2 = 31.23 kΩ

Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is

below termination current. After the charging cycle is complete, the BATFET turns off. The converter keeps

running to power the system, and BATFET can turn back on to engage supplement mode.

When termination occurs, the status register REG08[5:4] is 11, and an INT is asserted to the host. Termination is

temporarily disabled if the charger device is in input current/voltage regulation or thermal regulation. Termination

can be disabled by writing 0 to REG05[7].

Termination when REG02[0] = 1

When REG02[0] is HIGH to reduce the charging current by 80%, the charging current could be less than the

termination current. The charger device termination function should be disabled. When the battery is charged to

fully capacity, the host disables charging through CE pin or REG01[5:4].

Charging Safety Timer

The device has safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety

timer is 4 hours when the battery is below batlowv threshold. The user can program fast charge safety timer

(default 12 hours)through I2C (REG05[2:1]). When safety timer expires, the fault register REG09[5:4] goes 11

and an INT is asserted to the host. The safety timer feature can be disabled via I2C (REG05[3]).

The following actions restart the safety timer after safety timer expires:

•

Toggle the CE pin HIGH to LOW to HIGH (charge enable)

Write REG01[5:4] from 00 to 01 (charge enable)

Write REG05[3] from 0 to 1 (safety timer enable)

During input voltage/current regulation, thermal regulation, or FORCE_20PCT bit (REG02[0]) is set , the safety

timer counting at half clock rate since the actual charge current is likely to be below the register setting. For

example, if the charger is in input current regulation (IINDPM) throughout the whole charging cycle, and the

safety time is set to 5 hours, the safety timer will expire in 10 hours. This feature can be disabled by writing 0 to

REG07[6].

Safety Timer Configuration Change

When safety timer value needs to be changed, it is recommended that the timer is disabled first before new

configuration is written to REG05[2:1]. The safety timer can be disable by writing 1 to REG05[3]. This ensures

the safety timer restart counting after new value is configured.

USB Timer when Charging from USB100mA Source

The total charging time in default mode from USB100mA source is limited by a 45-min max timer. At the end of

the timer, the device stops the converter and goes to HIZ.

Host Mode and Default Mode

The device is a host controlled device, but it can operate in default mode without host management. In default

mode, the device can be used as an autonomous charger with no host or with host in sleep.

When the charger is in default mode, REG09[7] is HIGH. When the charger is in host mode, REG09[7] is LOW.

After power-on-reset, the device starts in watchdog timer expiration state, or default mode. All the registers are in

the default settings. The device keeps charging the battery by default with 12-hour fast charging safety timer. At

the end of the 12 hours, the charging is stopped and the buck converter continues to operate to supply system

load.

Any write command to device transitions the device from default mode to host mode. All the device parameters

can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by

writing 1 to REG01[6] before the watchdog timer expires (REG05[5:4]), or disable watchdog timer by setting

REG05[5:4]=00.

Submit Documentation Feedback

31

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

When the host changes watchdog timer configuration (REG05[5:4]), it is recommended to first disable watchdog

by writing 00 to REG05[5:4] and then change the watchdog to new timer values. This ensures the watchdog

timer is restarted after new value is written.

POR

watchdog timer expired

Reset registers

I2C interface enabled

Host Mode

Start watchdog timer

Host programs registers

Y

I2C Write?

N

Default Mode

Reset watchdog timer

Reset registers

Y

N

Reset REG01

bit[6]?

N

Y

N

I2C Write?

Y

Watchdog Timer

Expired?

Figure 33. Watchdog Timer Flow Chart

Plug in USB100mA Source with Good Battery

When the input source is detected as 100mA USB host, and the battery voltage is above batgood threshold

(V_BATGD), the charger device enters HIZ state to meet the battery charging spec requirement.

If the charger device is in host mode, it will stay in HIZ state even after the USB100mA source is removed, and

the adapter plugs in. During the HIZ state, REG00[7] is set HIGH and the system load is supplied from battery. It

is recommended that the processor host always checks if the charger IC is in HIZ state when it wakes up. The

host can write REG00[7] to 0 to exit HIZ state.

If the charger is in default mode, when the DC source is removed, the charger device will get out of HIZ state

automatically. When the input source plugs in again, the charger IC runs detection on the input source and

update the input current limit.

USB Timer when Charging from USB100mA Source

The total charging time in default mode from USB100mA source is limited by a 45-min max timer. At the end of

the timer, the device stops the converter and goes to HIZ.

Status Outputs (PG, STAT, and INT)

Power Good Indicator (PG) (bq24296)

In bq24296, PG goes LOW to indicate a good input source when:

1. VBUS above V_{BUS_UVLO}

2. VBUS above battery (not in sleep)

3. VBUS below V_ACOVthreshold

4. VBUS above V_{BUS_MIN}when I_BADSRCcurrent is applied (not a poor source)

Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED as the application

diagram shows.

32

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Table 7. STAT Pin State

CHARGING STATE

STAT

LOW

Charging in progress (including recharge)

Charging complete

HIGH

Sleep mode, charge disable

HIGH

Charge suspend (Input over-voltage, TS fault, timer fault, input

or system over-voltage)

blinking at 1Hz

Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT notifies the system on the

device operation. The following events will generate 256us INT pulse.

1. USB/adapter source identified (through PSEL or DPDM detection, and OTG pin)

2. Good input source detected

–

not in sleep

VBUS below V_ACOVthreshold

current limit above I_BADSRC

3. Input removed or VBUS above V_ACOVthreshold

4. Charge Complete

5. Any FAULT event in REG09

For the first four events, INT pulse is always generated. For the last event, when a fault occurs, the charger

device sends out INT and latches the fault state in REG09 until the host reads the fault register. If a prior fault

exists, the charger device would not send any INT upon new faults except NTC fault (REG09[2:0]). The NTC

fault is not latched and always reports the current thermistor conditions. In order to read the current fault status,

the host has to read REG09 two times consecutively. In order to read the current fault status, the host has to

read REG09 two times consecutively. The 1^streads fault register status from the last read and the 2^ndreads the

current fault register status.

Protections

Input Current Limit on ILIM

For safe operation, the device has an additional hardware pin on ILIM to limit maximum input current on ILIM pin.

The input maximum current is set by a resistor from ILIM pin to ground as:

1V

I

=

´K_LIM

INMAX

R_ILIM

(2)

The actual input current limit is the lower value between ILIM setting and register setting (REG00[2:0]). For

example, if the register setting is 111 for 3A, and ILIM has a 316Ω resistor to ground for 1.5A, the input current

limit is 1.5A. ILIM pin can be used to set the input current limit rather than the register settings.

The device regulates ILIM pin at 1V. If ILIM voltage exceeds 1V, the device enters input current regulation (Refer

to Dynamic Power Path Management section).

The voltage on ILIM pin is proportional to the input current. ILIM pin can be used to monitor the input current

following Equation 3:

V

ILIM

I

=

´I

INMAX

IN

1V

(3)

For example, if ILIM pin sets 2A, and the ILIM voltage is 0.75V, the actual input current 1.5A. If ILIM pin is open,

the input current is limited to zero since ILIM voltage floats above 1V. If ILIM pin is short, the input current limit is

set by the register.

Submit Documentation Feedback

33

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

Thermal Regulation and Thermal Shutdown

During charge operation, the device monitors the internal junction temperature T_Jto avoid overheat the chip and

limits the IC surface temperature. When the internal junction temperature exceeds the preset limit (REG06[1:0]),

the device lowers down the charge current. The wide thermal regulation range from 60°C to 120°C allows the

user to optimize the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed battery charging current.

Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register REG08[1]

goes high.

Additionally, the device has thermal shutdown to turn off the converter. The fault register REG09[5:4] is 10 and

an INT is asserted to the host.

Voltage and Current Monitoring in Buck Mode

The device closely monitors the input and system voltage, as well as HSFET and LSFET current for safe buck

mode operation.

Input Over-Voltage (ACOV)

The maximum input voltage for buck mode operation is V_{VBUS_OP}. If VBUS voltage exceeds V_ACOV, the device

stops switching immediately. During input over voltage (ACOV), the fault register REG09[5:4] will be set to 01. An

INT is asserted to the host.

System Over-Voltage Protection (SYSOVP)

The charger device clamps the system voltage during load transient so that the components connect to system

would not be damaged due to high voltage. When SYSOVP is detected, the converter stops immediately to

clamp the overshoot.

Voltage and Current Monitoring in Boost Mode

The charger device closely monitors the VBUS voltage, as well as HSFET and LSFET current to ensure safe

boost mode operation.

Over-Current Protection

The charger device closely monitors the RBFET (Q1), HSFET (Q2), and LSFET (Q3) current to ensure safe

boost mode operation. During over-current condition, the device will operate in hiccup mode for protection. While

in hiccup mode cycle, the device turns off RBFET for t_{OTG_OCP_OFF}(32ms typical) and turns on RBFET for

t_{OTG_OCP_ON}(260us typical) in an attempt to restart. If the over-current condition is removed, the boost converter

will maintain the RBFET on state and the VBUS OTG output will operate normally. When over-current condition

continues to exist, the device will repeat the hiccup cycle until over-current condition is removed. When over-

current condition is detected, the fault register bit BOOST_FAULT (REG09[6]) is set high to indicate fault in boost

operation. An INT is asserted to the host.

VBUS Over-Voltage Protection

When an adapter plugs in during boost mode, the VBUS voltage will rise above regulation target. Once the

VBUS voltage exceeds V_{OTG_OVP}, the device stops switching and the device exits boost mode. During the over-

voltage, the fault register bit BOOST_FAULT (REG09[6]) is set high to indicate fault in boost operation. An INT is

asserted to the host.

Battery Protection

Battery Over-Voltage Protection (BATOVP)

The battery over-voltage limit is clamped at V_{BAT_OVP}(4% nominal) above the battery regulation voltage. When

battery over voltage occurs, the charger device immediately disables charge. The fault register REG09[5] goes

high and an INT is asserted to the host.

34

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Battery Short Protection

If the battery voltage falls below V_short(2V typical), the device immediately turns off BATFET to disable the

battery charging or supplement mode. 1ms later, the BATFET turns on and charge the battery with 100mA

current. The device does not turn on BATFET to discharge a battery that is below 2.5V.

System Over-Current Protection

If the system is shorted or exceeds the over-current limit, the device latches off BATFET. DC source insertion on

VBUS is required to reset the latch-off condition and turn on BATFET.

Serial Interface

The device uses I²C compatible interface for flexible charging parameter programming and instantaneous device

status reporting. I2C^TMis a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP

Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices

can be considered as masters or slaves when performing data transfers. A master is the device which initiates a

data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device

addressed is considered a slave.

The device operates as a slave device with address 6BH, receiving control inputs from the master device like

micro controller or a digital signal processor. The I²C interface supports both standard mode (up to 100kbits), and

fast mode (up to 400kbits).

Both SDA and SCL are bi-directional lines, connecting to the positive supply voltage via a current source or pull-

up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the

data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each

data bit transferred.

SDA

SCL

Change

of data

allowed

Data line stable;

Data valid

Figure 34. Bit Transfer on the I²C Bus

START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the

SDA line while SCl is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the

SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START

condition, and free after the STOP condition.

Submit Documentation Feedback

35

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

SDA

SCL

STOP (P)

START (S)

Figure 35. START and STOP conditions

Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is

unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant

Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some

other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data

transfer then continues when the slave is ready for another byte of data and release the clock line SCL.

Acknowledgement

signal from receiver

signal from slave

MSB

SDA

S or Sr

1

2

7

8

9

1

2

8

9

P or Sr

SCL

ACK

START or

Repeated

STOP or

Repeated

START

Figure 36. Data Transfer on the I²C Bus

Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter

that the byte was successfully received and another byte may be sent. All clock pulses, including the

acknowledge 9^thclock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line

LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The master can then

generate either a STOP to abort the transfer or a repeated START to start a new transfer.

Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction

bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).

SDA

S

8

9

8

9

8

9

P

SCL

1-7

ADDRESS

R/W

ACK

DATA

ACK

DATA

ACK

STOP

START

Figure 37. Complete Data Transfer

36

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

Single Read and Write

1

8

1

7

1

0

1

8

Slave Address

ACK

Reg Addr

ACK

P

S

ACK

Data Addr

Figure 38. Single Write

1

8

1

7

1

0

1

7

Slave Address

ACK

Reg Addr

ACK

S

ACK

Slave Address

1

8

P

Data

NCK

Figure 39. Single Read

If the register address is not defined, the charger IC send back NACK and go back to the idle state.

Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG08.

1

8

7

1

0

1

Slave Address

ACK

Reg Addr

ACK

S

1

8

1

8

1

8

1

Slave Address

ACK

Data to Addr+1

ACK

Data to Addr+1

ACK

P

Figure 40. Multi-Write

1

8

1

7

1

0

1

7

1

Slave Address

ACK

Reg Addr

ACK

1

ACK

S

8

1

8

1

8

1

Data @ Addr

ACK

Data @ Addr+1

ACK

Data @ Addr+1

ACK

P

Figure 41. Multi-Read

The fault register REG09 locks the previous fault and only clears it after the register is read. For example, if

Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it

is read the first time, but returns to normal when it is read the second time. To verify real time fault, the fault

register REG09 should be read twice to get the real condition. In addition, the fault register REG09 does not

support multi-read or multi-write.

REG09 is a fault register. It keeps all the fault information from last read until the host issues a new read. For

example, if there is a TS fault but gets recovered immediately, the host still sees TS fault during the first read. In

order to get the fault information at present, the host has to read REG09 for the second time. REG09 doesn’t

support multi-read and multi-write.

Submit Documentation Feedback

37

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

APPLICATION INFORMATION

Inductor Selection

The device has 1.5 MHz switching frequency to allow the use of small inductor and capacitor values. The

Inductor saturation current should be higher than the charging current (I_CHG) plus half the ripple current (I_RIPPLE):

I_SAT³ I_CHG

+ 1/ 2 I

( )

RIPPLE

(4)

The inductor ripple current depends on input voltage (VBUS), duty cycle (D = V_BAT/V_VBUS), switching frequency

(fs) and inductance (L):

V ´D´(1- D)

IN

I_RIPPLE

=

¦s´L

(5)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Usually inductor ripple is designed in

the range of (20–40%) maximum charging current as a trade-off between inductor size and efficiency for a

practical design.

Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case

RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at

50% duty cycle, then the worst case capacitor RMS current I_CINoccurs where the duty cycle is closest to 50%

and can be estimated by the following equation:

I_CIN= I_CHG´ D´(1- D)

(6)

For best performance, VBUS should be decouple to PGND with 1μF capacitance. The remaining input capacitor

should be place on PMID.

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be

placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage

rating of the capacitor must be higher than normal input voltage level. 25V rating or higher capacitor is preferred

for 15V input voltage. 22μF capacitance is suggested for typical of 3-4A charging current.

Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The

output capacitor RMS current I_COUTis given:

I_RIPPLE

I_COUT

=

» 0.29´I_RIPPLE

2´ 3

(7)

The output capacitor voltage ripple can be calculated as follows:

æ

ç

ö

÷

V_OUT

DV_O

=

1-

8LC¦s²

ç

÷

V

IN

è

ø

(8)

At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the

output filter LC.

The charger device has internal loop compensator. To get good loop stability, the resonant frequency of the

output inductor and output capacitor should be designed between 15kHz and 25kHz. The preferred ceramic

capacitor is 6V or higher rating, X7R or X5R.

38

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

bq24296

bq24297

www.ti.com

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

PCB Layout

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the

components to minimize high frequency current path loop (see Figure 42) is important to prevent electrical and

magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper

layout. Layout PCB according to this specific order is essential.

1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper

trace connection or GND plane.

2. Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower

electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not

use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other

trace or plane.

3. Put output capacitor near to the inductor and the IC. Ground connections need to be tied to the IC ground

with a short copper trace connection or GND plane.

4. Route analog ground separately from power ground. Connect analog ground and connect power ground

separately. Connect analog ground and power ground together using power pad as the single ground

connection point. Or using a 0Ω resistor to tie analog ground to power ground.

5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC.

Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.

6. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.

7. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground.

Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the

other layers.

8. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the QFN

information, refer to SCBA017 and SLUA271.

Figure 42. High Frequency Current Path

Submit Documentation Feedback

39

Product Folder Links: bq24296 bq24297

bq24296

bq24297

SLUSBP6A –SEPTEMBER 2013–REVISED OCTOBER 2013

www.ti.com

REVISION HISTORY

Changes from Original (September 2013) to Revision A

Page

•

Deleted H from bq24297 ORDERING NUMBER ................................................................................................................. 3

40

Submit Documentation Feedback

Product Folder Links: bq24296 bq24297

PACKAGE MATERIALS INFORMATION

www.ti.com

1-Oct-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device

Package Package Pins

Type Drawing

SPQ

Reel

A0

B0

K0

P1

W

Pin1

Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant

(mm) W1 (mm)

BQ24296RGER

BQ24296RGET

BQ24297RGER

BQ24297RGET

VQFN

RGE

24

3000

250

330.0

180.0

330.0

180.0

12.4

4.25

1.15

8.0

12.0

Q2

3000

250

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com

1-Oct-2013

*All dimensions are nominal

Device

Package Type Package Drawing Pins

SPQ

Length (mm) Width (mm) Height (mm)

BQ24296RGER

BQ24296RGET

BQ24297RGER

BQ24297RGET

VQFN

RGE

24

3000

250

367.0

210.0

367.0

210.0

367.0

185.0

367.0

185.0

35.0

3000

250

Pack Materials-Page 2

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other

changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest

issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and

complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale

supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms

and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary

to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and

applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide

adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or

other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information

published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or

endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the

third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration

and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered

documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service

voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.

TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements

concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support

that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which

anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause

harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use

of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to

help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and

requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties

have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in

military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components

which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and

regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of

non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Applications

Audio

www.ti.com/audio

amplifier.ti.com

dataconverter.ti.com

www.dlp.com

Automotive and Transportation www.ti.com/automotive

Communications and Telecom www.ti.com/communications

Amplifiers

Data Converters

DLP® Products

DSP

Computers and Peripherals

Consumer Electronics

Energy and Lighting

Industrial

www.ti.com/computers

www.ti.com/consumer-apps

www.ti.com/energy

dsp.ti.com

Clocks and Timers

Interface

www.ti.com/clocks

interface.ti.com

logic.ti.com

www.ti.com/industrial

www.ti.com/medical

Medical

Logic

Security

www.ti.com/security

Power Mgmt

Microcontrollers

RFID

power.ti.com

Space, Avionics and Defense

Video and Imaging

www.ti.com/space-avionics-defense

www.ti.com/video

microcontroller.ti.com

www.ti-rfid.com

www.ti.com/omap

OMAP Applications Processors

Wireless Connectivity

TI E2E Community

e2e.ti.com

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265


型号：	BQ24296MRGER
厂家：	TEXAS INSTRUMENTS
描述：	具有 USB OTG 和超小系统调节的 I2C 控制型、单节 3A 降压型充电器 \| RGE \| 24 \| -40 to 85 电源管理电路电源电路
文件：	总48页 (文件大小：1390K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

BQ24296MRGER [TI]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E