CC2652RB1FRGZR_技术文档

CC2652RB

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

CC2652RB SimpleLink™ 无晶体BAW 多协议2.4GHz 无线MCU

• 低功耗

– 宽电源电压范围

1 特性

• 微控制器

• 正常运行：1.8 至3.8 V

• 外部稳压器模式：1.7 至1.95 V

– 有源模式RX：7.3mA

– 有源模式TX (0dBm)：7.9mA

– 有源模式TX (5dBm)：10.2mA

– 有源模式MCU 48MHz (CoreMark)：

3.4mA (71μA/MHz)

– 传感器控制器（低功耗模式、2MHz、运行无限

环路）：30.8μA

– 传感器控制器，有源模式，24MHz，运行无限循

环：808μA

– 功能强大的48MHz Arm^®Cortex^®-M4F 处理器

– EEMBC CoreMark^®评分：148

– 352KB 系统内可编程闪存

– 256KB ROM，用于协议和库函数

– 8KB 缓存SRAM（也可作为通用RAM 提供）

– 80KB 超低泄漏SRAM。SRAM 通过奇偶校验得

到保护，从而确保高度可靠运行。

– 2 引脚cJTAG 和JTAG 调试

– 支持无线(OTA) 升级

• 具有4KB SRAM 的超低功耗传感器控制器

– 待机电流：0.94μA（RTC 运行，80KB RAM 和

CPU 保持）

• 无线电部分

– 采样、存储和处理传感器数据

– 独立于系统CPU 运行

– 快速唤醒进入低功耗运行

• TI-RTOS、驱动程序、引导加载程序、低功耗

Bluetooth^®5.2 控制器和IEEE 802.15.4 MAC 嵌入

在ROM 中，优化了应用尺寸

– 2.4GHz 射频收发器，兼容低功耗蓝牙5.2 与早

期LE 规范以及IEEE 802.15.4 PHY 和MAC

– 3 线、2 线、1 线PTA 共存机制

– 出色的接收器灵敏度：

802.15.4 (2.4GHz) 标准下为-100dBm,

低功耗蓝牙5 编码下为-102dBm

– 高达+5dBm 的可编程输出功率

– 适用于符合各项全球射频规范的系统

• EN 300 328、（欧洲）

• 符合RoHS 标准的封装

– 7mm × 7mm RGZ VQFN48（31 个GPIO）

• 外设

– 数字外设可连接至任何GPIO

– 4 个32 位或8 个16 位通用计时器

– 12 位ADC、200ksps、8 通道

– 2 个具有内部基准DAC 的比较器

（1 个连续时间比较器、1 个超低功耗比较器）

– 可编程电流源

• EN 300 440 类别2

• FCC CFR47 第15 部分

• ARIB STD-T66（日本）

– 2 个异步收发器(UART)

• 无线协议

– Thread、Zigbee^®、低功耗Bluetooth^®5.2、

IEEE 802.15.4、支持IPv6 的智能对象

(6LoWPAN)、专有系统、SimpleLink^™TI 15.4

stack (2.4GHz)，以及动态多协议管理器(DMM)

驱动程序。

– 2 个同步串行接口(SSI)（SPI、MICROWIRE

和TI）

– I²C 和I²S

– 实时时钟(RTC)

– AES 128 位和256 位加密加速计

– ECC 和RSA 公钥硬件加速器

– SHA2 加速器（包括至SHA-512 的全套装）

– 真随机数发生器(TRNG)

– 电容式检测，最多8 通道

– 集成温度和电池监控器

• 开发工具和软件

– CC2652RB LaunchPad™ 开发套件

– SimpleLink™ CC13x2 和CC26x2 软件开发套

件

– 用于简单无线电配置的SmartRF^™Studio

– 用于构建低功耗检测应用的Sensor Controller

Studio

• 外部系统

– 集成式体声波(BAW) 谐振器，可以为系统和射

频产生精确的时钟，快速启动时间为80µs

– 片上降压直流/直流转换器

本文档旨在为方便起见，提供有关TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问

www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: SWRS232

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

• 工业运输–资产跟踪

• 工厂自动化和控制

• 医疗

• 电子销售终端(EPOS) –电子货架标签(ESL)

• 个人电子产品

2 应用

• 2400 至2480MHz ISM 和SRD 系统，¹

接收带宽低至4kHz

• 楼宇自动化

– 有线网络–无线LAN 或Wi-Fi 接入点、边缘路

由器、小型企业路由器

– 便携式电子产品–射频智能遥控器

– 家庭影院和娱乐–智能扬声器、智能显示器、

机顶盒、流媒体播放器

– 楼宇安防系统–运动检测器、电子智能锁、门

窗传感器、车库门系统、网关

– HVAC –恒温器、无线环境传感器、HVAC 系

统控制器、网关

– 防火安全系统–烟雾和热量探测器、火警控制

面板(FACP)

– 视频监控–IP 网络摄像头

– 升降机和自动扶梯–升降机和自动扶梯的电梯

主控板

– 联网外设–消费类无线模块、无线数据访问卡

– 游戏–电子玩具和机器人玩具

– 可穿戴设备（非医用）- 智能追踪器

• 电网基础设施

– 智能仪表–水表、燃气表、电表和热量分配表

– 电网通信–无线通信–远距离传感器应用

– 其他替代能源–能量收集

3 说明

SimpleLink^™CC2652RB 器件是业界出色的多协议 2.4GHz 无线无晶体微控制器 (MCU)，其中采用了集成式 TI

体声波 (BAW) 谐振器技术，支持 Thread、Zigbee^®、低功耗 Bluetooth^®5.2、IEEE 802.15.4、支持 IPv6 的智能

对象(6LoWPAN)、专有系统（包括TI 15.4-Stack (2.4GHz)）和通过动态多协议管理器 (DMM) 软件驱动程序实现

的并发多协议运行。利用集成式BAW 谐振器技术，无需外部晶体，同时不会降低延迟性能或频率稳定性。该器件

经过优化，可用于楼宇安防系统、HVAC、医疗、电动工具、有线网络、便携式电子产品、家庭影院和娱乐以及联

网外设市场中的低功耗无线通信和高级检测。

TI 体声波(BAW) 谐振器技术的突出特性包括：

• 在整个工作温度范围（-40°C 至85°C）和工作电压范围（1.8V 至3.8V）内具有出色的射频性能和高性能频率

稳定性(±40PPM)，并且具有超低抖动和相位噪声，可满足各种无线通信标准时钟要求。

• 通过省去晶体振荡器采购并减少由于外部晶体布局和组装问题而导致的昂贵的电路板重新设计和重新认证，实

现高效的开发和生产周期。

• 优化物料清单(BOM) 并节省PCB 面积（平均12%）。

• 与大多数标准石英晶体（最长5 年老化）相比，具有出色的长期时钟稳定性和老化性能（10 年），从而实现

更长的产品生命周期。

• 强大的抗振性和抗机械冲击性（PPM 变化仅为外部晶体的三分之一）降低了外部晶体故障导致的产品更换成

本，并允许在恶劣环境中（例如在电机或重型机械中）运行。

• 缓解外部时钟篡改造成的潜在时序相关侧通道攻击。

1

请参阅射频内核，了解有关支持的协议标准、调制格式和数据速率的更多详细信息。

2

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

SimpleLink™ MCU 平台的突出特性包括：

• SimpleLink™ CC13x2 和CC26x2 软件开发套件(SDK) 提供丰富灵活的协议栈支持。

• 具有0.84µA 的低待机电流（完全RAM 保持），从而延长无线应用的电池寿命。

• 支持工业温度，在85°C 下最低待机电流为5.6µA。

• 通过具有快速唤醒功能的可编程、自主式超低功耗传感器控制器CPU 实现高级检测。例如，传感器控制器能

够在1µA 系统电流下进行1Hz ADC 采样。

• 低SER（软错误率）FIT（时基故障），可延长运行寿命，不会对工业市场造成干扰，SRAM 奇偶校验功能始

终开启，可防止潜在辐射事件导致的损坏。

• 软件定义的专用无线电控制器(Arm^®Cortex^®-M0) 提供灵活的低功耗射频收发器功能，支持多个物理层和射频

标准。

CC2652RB 器件是 SimpleLink™ MCU 平台的一部分，该平台包括 Wi-Fi^®、低功耗蓝牙、Thread、Zigbee、

Sub-1GHz MCU 和主机 MCU，它们共用一个通用、易于使用的开发环境，其中包含单核软件开发套件 (SDK) 和

丰富的工具集。借助一次性集成的 SimpleLink™ 平台，可以将产品组合中的任何器件组合添加至您的设计中，从

而在设计要求变更时实现100% 的代码重用。如需更多信息，请访问SimpleLink™ MCU 平台。

器件信息

器件型号⁽¹⁾

CC2652RB1FRGZ

封装尺寸（标称值）

封装

VQFN (48)

7.00mm × 7.00mm

(1) 如需所有可用器件的最新器件、封装和订购信息，请参阅节12 中的“封装选项附录”或访问TI 网站。

Submit Document Feedback

3

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

4 Functional Block Diagram

2.4 GHz

CC2652RB

RF Core

cJTAG

Main CPU

256KB

ROM

ADC

Arm^®

Cortex^®-M4F

Processor

Up to

352KB

Flash

Digital PLL

with 8KB

Cache

DSP Modem

48 MHz

69 µA/MHz

16KB

SRAM

Arm^®

Cortex^®-M0

Processor

Up to

80KB

SRAM

ROM

General Hardware Peripherals and Modules

Sensor Interface

I²C and I²S

4× 32-bit Timers

2× SSI (SPI)

Watchdog Timer

TRNG

ULP Sensor Controller

2× UART

12-bit ADC, 200 ks/s

Low-Power Comparator

SPI-I²C Digital Sensor IF

Constant Current Source

Time-to-Digital Converter

4KB SRAM

32 ch. µDMA

31 GPIOs

Temperature and

Battery Monitor

AES-256, SHA2-512

ECC, RSA

RTC

BAW, LDO, Clocks, and References

Optional DC/DC Converter

图4-1. CC2652RB Block Diagram

4

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Table of Contents

8.16 Typical Characteristics............................................33

9 Detailed Description......................................................49

9.1 Overview...................................................................49

9.2 System CPU............................................................. 49

9.3 Radio (RF Core)........................................................50

9.4 Memory.....................................................................50

9.5 Sensor Controller......................................................51

9.6 Cryptography............................................................ 52

9.7 Timers....................................................................... 53

9.8 Serial Peripherals and I/O.........................................54

9.9 Battery and Temperature Monitor............................. 54

9.10 µDMA......................................................................54

9.11 Debug......................................................................54

9.12 Power Management................................................55

9.13 Clock Systems........................................................ 56

9.14 Network Processor..................................................56

10 Application, Implementation, and Layout................. 57

10.1 Reference Designs................................................. 57

11 Device and Documentation Support..........................58

11.1 Tools and Software..................................................58

11.2 Documentation Support.......................................... 60

11.3 支持资源..................................................................61

11.4 Trademarks............................................................. 61

11.5 静电放电警告...........................................................61

11.6 术语表..................................................................... 61

12 Mechanical, Packaging, and Orderable

1 特性................................................................................... 1

2 应用................................................................................... 2

3 说明................................................................................... 2

4 Functional Block Diagram.............................................. 4

5 Revision History.............................................................. 6

6 Device Comparison.........................................................7

7 Terminal Configuration and Functions..........................8

7.1 Pin Diagram –RGZ Package (Top View)..................8

7.2 Signal Descriptions –RGZ Package.........................9

7.3 Connections for Unused Pins and Modules..............10

8 Specifications................................................................ 11

8.1 Absolute Maximum Ratings ..................................... 11

8.2 ESD Ratings .............................................................11

8.3 Recommended Operating Conditions ......................11

8.4 Power Supply and Modules ..................................... 12

8.5 Power Consumption - Power Modes........................ 12

8.6 Power Consumption - Radio Modes......................... 13

8.7 Nonvolatile (Flash) Memory Characteristics ............ 13

8.8 Thermal Resistance Characteristics ........................ 13

8.9 RF Frequency Bands ...............................................14

8.10 Bluetooth Low Energy - Receive (RX).................... 14

8.11 Bluetooth Low Energy - Transmit (TX)....................17

8.12 Zigbee and Thread - IEEE 802.15.4-2006 2.4

GHz (OQPSK DSSS1:8, 250 kbps) - TX.....................18

8.13 Zigbee and Thread - IEEE 802.15.4-2006 2.4

GHz (OQPSK DSSS1:8, 250 kbps) - RX.................... 19

8.14 Timing and Switching Characteristics..................... 19

8.15 Peripheral Characteristics.......................................25

Information.................................................................... 62

12.1 Packaging Information............................................ 62

Submit Document Feedback

5

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

5 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from August 12, 2020 to February 12, 2021 (from Revision C (August 2020) to

Revision D (February 2021))

Page

• 更新了整个文档中的表格、图和交叉参考的编号格式.........................................................................................1

• 通篇更新为蓝牙5.2.............................................................................................................................................1

• 向节1，特性的“无线电部分”列表中添加了3 线、2 线和1 线PTA 共存机制............................................... 1

• 向节1 添加了无线协议....................................................................................................................................... 1

• Changed the frequency of the input tone for 14-bit and 15-bit mode in 节8.15.1.1 ........................................25

• Added PTA description in 节9.3, Radio (RF Core) ..........................................................................................50

• Added the paragraph that begins "Integrated matched filter-balun devices can be used…" in 节10.1,

Reference Designs .......................................................................................................................................... 57

6

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

6 Device Comparison

表6-1. Device Family Overview

FLASH

(KB)

RAM

(KB)

DEVICE

RADIO SUPPORT

GPIO

PACKAGE SIZE

CC1312R

Sub-1 GHz

352

80

30

RGZ (7-mm × 7-mm VQFN48)

Multiprotocol

Sub-1 GHz

Bluetooth 5.2 Low Energy

Zigbee

CC1352P

CC1352R

352

80

26

28

RGZ (7-mm × 7-mm VQFN48)

Thread

2.4 GHz proprietary FSK-based formats

+20-dBm high-power amplifier

Multiprotocol

Sub-1 GHz

Bluetooth 5.2 Low Energy

Zigbee

352

80

Thread

2.4 GHz proprietary FSK-based formats

Bluetooth 5.2 Low Energy

2.4 GHz proprietary FSK-based formats

CC2642R

352

80

31

RGZ (7-mm × 7-mm VQFN48)

RTC (7-mm × 7-mm VQFN48)

CC2642R-Q1

Bluetooth 5.2 Low Energy

Multiprotocol

Bluetooth 5.2 Low Energy

Zigbee

CC2652R

352

80

31

RGZ (7-mm × 7-mm VQFN48)

Thread

2.4 GHz proprietary FSK-based formats

Multiprotocol

Bluetooth 5.2 Low Energy

Zigbee

CC2652RB

Thread

2.4 GHz proprietary FSK-based formats

Multiprotocol

Bluetooth 5.2 Low Energy

Zigbee

CC2652P

352

80

26

RGZ (7-mm × 7-mm VQFN48)

Thread

2.4 GHz proprietary FSK-based formats

+19.5-dBm high-power amplifier

RGZ (7-mm × 7-mm VQFN48)

RHB (5-mm × 5-mm VQFN32)

RSM (4-mm × 4-mm VQFN32)

CC1310

CC1350

Sub-1 GHz

32–128

16–20

10–31

RGZ (7-mm × 7-mm VQFN48)

RHB (5-mm × 5-mm VQFN32)

RSM (4-mm × 4-mm VQFN32)

Sub-1 GHz

Bluetooth 4.2 Low Energy

128

20

RGZ (7-mm × 7-mm VQFN48)

RHB (5-mm × 5-mm VQFN32)

RSM (4-mm × 4-mm VQFN32)

YFV (2.7-mm × 2.7-mm DSBGA34)

Bluetooth 5.1 Low Energy

2.4 GHz proprietary FSK-based formats

CC2640R2F

128

20

10–31

Bluetooth 5.1 Low Energy

2.4 GHz proprietary FSK-based formats

CC2640R2F-Q1

31

RGZ (7-mm × 7-mm VQFN48)

Submit Document Feedback

7

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

7 Terminal Configuration and Functions

7.1 Pin Diagram –RGZ Package (Top View)

RF_P

RF_N

1

2

3

4

5

6

7

8

9

36 DIO_23

35 RESET_N

34 VDDS_DCDC

33 DCDC_SW

32 DIO_22

X32K_Q1

X32K_Q2

DIO_0

DIO_1

31 DIO_21

DIO_2

30 DIO_20

DIO_3

29 DIO_19

DIO_4

28 DIO_18

DIO_5 10

DIO_6 11

DIO_7 12

27 DIO_17

26 DIO_16

25 JTAG_TCKC

图7-1. RGZ (7-mm × 7-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in 图7-1 in bold have high-drive capabilities:

• Pin 10, DIO_5

• Pin 11, DIO_6

• Pin 12, DIO_7

• Pin 24, JTAG_TMSC

• Pin 26, DIO_16

• Pin 27, DIO_17

The following I/O pins marked in 图7-1 in italics have analog capabilities:

• Pin 36, DIO_23

• Pin 37, DIO_24

• Pin 38, DIO_25

• Pin 39, DIO_26

• Pin 40, DIO_27

• Pin 41, DIO_28

• Pin 42, DIO_29

• Pin 43, DIO_30

8

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

7.2 Signal Descriptions –RGZ Package

表7-1. Signal Descriptions –RGZ Package

I/O

TYPE

DESCRIPTION

NAME

NO.

Output from internal DC/DC converter. Tie to ground for external

regulator mode (1.7-V to 1.95-V operation). ⁽¹⁾

DCDC_SW

33

Power

—

DCOUPL

DIO_0

23

5

Power

Digital

For decoupling of internal 1.27 V regulated digital-supply ⁽²⁾

—

I/O

GPIO

DIO_1

6

Digital

GPIO

DIO_2

7

Digital

GPIO

DIO_3

8

Digital

GPIO

DIO_4

9

Digital

GPIO

DIO_5

10

11

12

14

15

16

17

18

19

20

21

26

27

28

29

30

31

32

36

37

38

39

40

41

42

43

Digital

GPIO, high-drive capability

DIO_6

Digital

GPIO, high-drive capability

DIO_7

Digital

GPIO, high-drive capability

DIO_8

Digital

GPIO

DIO_9

Digital

GPIO

DIO_10

DIO_11

DIO_12

DIO_13

DIO_14

DIO_15

DIO_16

DIO_17

DIO_18

DIO_19

DIO_20

DIO_21

DIO_22

DIO_23

DIO_24

DIO_25

DIO_26

DIO_27

DIO_28

DIO_29

DIO_30

EGP

Digital

GPIO

Digital

GPIO

Digital

GPIO

Digital

GPIO

Digital

GPIO

Digital

GPIO

Digital

GPIO, JTAG_TDO, high-drive capability

GPIO, JTAG_TDI, high-drive capability

GPIO

Digital

GPIO

Digital

GPIO

Digital

GPIO

Digital

GPIO

Digital or Analog

GND

GPIO, analog capability

Ground –exposed ground pad⁽³⁾

JTAG TMSC, high-drive capability

JTAG TCKC

—

24

25

35

—

I/O

I

JTAG_TMSC

JTAG_TCKC

RESET_N

Digital

I

Digital

Reset, active low. No internal pullup resistor

Positive RF input signal to LNA during RX

Positive RF output signal from PA during TX

RF_P

RF_N

1

2

RF

—

Negative RF input signal to LNA during RX

Negative RF output signal from PA during TX

Submit Document Feedback

9

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

表7-1. Signal Descriptions –RGZ Package (continued)

I/O

TYPE

DESCRIPTION

NAME

NO.

Internal supply, must be powered from the internal DC/DC

converter or the internal LDO. For external regulator mode (1.7-V to

1.95-V operation), connect to external regulator and internal DC-

DC cannot be used. ^{(2) (4) (6)}

VDDR

45

Power

—

Internal supply, must be powered from the internal DC/DC

converter or the internal LDO^{(2) (5) (6)}

VDDR_RF

VDDS

48

44

Power

—

1.8-V to 3.8-V main chip supply. For external regulator mode (1.7-V

to 1.95-V operation), connect to external regulator and internal DC-

DC cannot be used. ⁽¹⁾

VDDS2

VDDS3

13

22

Power

1.8-V to 3.8-V DIO supply⁽¹⁾

—

1.8-V to 3.8-V DC/DC converter supply. Tie to ground for external

regulator mode (1.7-V to 1.95-V operation).

VDDS_DCDC

X48M_N

34

46

47

Power

Analog

—

48-MHz crystal oscillator pin 1. Do not connect if not in use.

(Optional)⁽⁷⁾

48-MHz crystal oscillator pin 2. Do not connect if not in use.

(Optional)⁽⁷⁾

X48M_P

X32K_Q1

X32K_Q2

3

4

Analog

32-kHz crystal oscillator pin 1

32-kHz crystal oscillator pin 2

—

(1) For more details, see technical reference manual listed in 节11.2.

(2) Do not supply external circuitry from this pin.

(3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is

imperative for proper device operation.

(4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.

(5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.

(6) Output from internal DC/DC and LDO is trimmed to 1.68 V.

(7) The X48M_N and X48M_P pins can be used to connect an external 48-MHz crystal. This clock can be used instead of the internal

BAW clock. However, it is not required for the device standard operation.

7.3 Connections for Unused Pins and Modules

表7-2. Connections for Unused Pins

PREFERRED

FUNCTION

SIGNAL NAME

PIN NUMBER

ACCEPTABLE PRACTICE⁽¹⁾

PRACTICE⁽¹⁾

5–12

14–21

26–32

36–43

GPIO

DIO_n

NC or GND

NC

X32K_Q1

X32K_Q2

DCDC_SW

VDDS_DCDC

X48M_N

3

32.768-kHz crystal

DC/DC converter⁽²⁾

NC or GND

NC

4

33

34

46

47

NC

VDDS (GND)⁽³⁾

NC

VDDS (GND)⁽³⁾

NC

48-MHz crystal

X48M_P

NC

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC_SW and VDDR can be removed. VDDR and VDDR_RF must still

be connected and the 22 uF DCDC capacitor must be kept on the VDDR net.

(3) When operating in external regulator mode.

10

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

MIN

MAX UNIT

VDDS⁽³⁾

Supply voltage

4.1

V

–0.3

VDDS and

VDDR⁽⁵⁾

Supply voltage (External regulator mode)

2.25

–0.3

Voltage on any digital pin⁽⁴⁾

VDDS + 0.3, max 4.1

V

–0.3

Voltage on crystal oscillator pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P

Voltage scaling enabled

VDDR + 0.3, max 2.25

VDDS

1.49

V_in

Voltage on ADC input Voltage scaling disabled, internal reference

Voltage scaling disabled, VDDS as reference

V

VDDS / 2.9

5

dBm

°C

T_stg

Storage temperature

150

–40

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating

Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground, unless otherwise noted.

(3) VDDS_DCDC, VDDS2 and VDDS3 must be at the same potential as VDDS.

(4) Including analog capable DIOs.

(5) VDDR, VDDS, VDDS2 and VDDS3 must be at the same potential.

8.2 ESD Ratings

VALUE

±2000

±500

UNIT

V

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001⁽¹⁾

Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002⁽²⁾

All pins

Electrostatic

discharge

V_ESD

V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

MIN

MAX

UNIT

Operating ambient temperature

85

°C

–40

For operation in 1.8-V systems

(VDDS and VDDR pins connected on PCB,

internal DC-DC cannot be used)

Operating supply voltage (VDDS and VDDR), external

regulator mode

1.7

1.95

V

Operating supply voltage (VDDS)

Rising supply voltage slew rate

Falling supply voltage slew rate⁽¹⁾

1.8

0

3.8

100

20

V

mV/µs

0

(1) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-µF VDDS input capacitor must be used

to ensure compliance with this slew rate.

Submit Document Feedback

11

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER

MIN

TYP

MAX UNIT

1.1 -

1.55

VDDS Power-on-Reset (POR) threshold

V

VDDS Brown-out Detector (BOD) ⁽¹⁾

Rising threshold

1.77

1.64

VDDS Brown-out Detector (BOD)

External regulator mode

VDDS Brown-out Detector (BOD), before initial boot ⁽²⁾Rising threshold

1.70

1.75

V

VDDS Brown-out Detector (BOD) ⁽¹⁾

Falling threshold

VDDS Brown-out Detector (BOD)

External regulator mode

1.63

V

(1) For boost mode (VDDR =1.95 V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0 V)

(2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET_N pin

8.5 Power Consumption - Power Modes

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V with DC/DC enabled unless

otherwise noted.

PARAMETER

TEST CONDITIONS

TYP

UNIT

Core Current Consumption

Reset. RESET_N pin asserted or VDDS below power-on-reset

threshold

150

Reset and Shutdown

nA

Shutdown. No clocks running, no retention

RTC running, CPU, 80KB RAM and (partial) register retention.

RCOSC_LF

0.94

µA

mA

Standby

without cache

retention

RTC running, CPU, 80KB RAM and (partial) register retention

XOSC_LF

1.09

3.2

I_core

RTC running, CPU, 80KB RAM and (partial) register retention.

RCOSC_LF

Standby

with cache retention

RTC running, CPU, 80KB RAM and (partial) register retention.

XOSC_LF

3.3

Supply Systems and RAM powered

RCOSC_HF

Idle

675

3.39

MCU running CoreMark at 48 MHz

RCOSC_HF

Active

Peripheral Current Consumption

Peripheral power

domain

Delta current with domain enabled

97.7

7.2

Serial power domain Delta current with domain enabled

Delta current with power domain enabled,

clock enabled, RF core idle

RF Core

210.9

µDMA

Timers

Delta current with clock enabled, module is idle

Delta current with clock enabled, module is idle⁽³⁾

Delta current with clock enabled, module is idle

Delta current with clock enabled, module is idle⁽¹⁾

Delta current with clock enabled, module is idle⁽²⁾

Delta current with clock enabled, module is idle

63.9

81.0

10.1

26.3

82.9

167.5

25.6

84.7

35.6

I_peri

µA

I2C

I2S

SSI

UART

CRYPTO (AES)

PKA

TRNG

Sensor Controller Engine Consumption

12

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.5 Power Consumption - Power Modes (continued)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V with DC/DC enabled unless

otherwise noted.

PARAMETER

Active mode

Low-power mode

TEST CONDITIONS

TYP

808.5

30.1

UNIT

24 MHz, infinite loop

2 MHz, infinite loop

I_SCE

µA

(1) Only one UART running

(2) Only one SSI running

(3) Only one GPTimer running

8.6 Power Consumption - Radio Modes

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.6 V with DC/DC enabled unless

otherwise noted.

PARAMETER

TEST CONDITIONS

TYP UNIT

Radio receive current

2440 MHz

7.3

7.9

mA

0 dBm output power setting

2440 MHz

Radio transmit current

+5 dBm output power setting

2440 MHz

10.2

mA

8.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V_DDS= 3.0 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Flash sector size

8

KB

Supported flash erase cycles before failure, full bank⁽¹⁾

30

60

k Cycles

(5)

Supported flash erase cycles before failure, single

sector⁽²⁾

Maximum number of write operations per row before

sector erase⁽³⁾

Write

Operations

83

Years at

105 °C

Flash retention

105 °C

11.4

Flash sector erase current

Flash sector erase time⁽⁴⁾

Flash write current

Average delta current

Zero cycles

10.7

10

mA

ms

mA

µs

Average delta current, 4 bytes at a time

4 bytes at a time

6.2

Flash write time⁽⁴⁾

21.6

(1) A full bank erase is counted as a single erase cycle on each sector

(2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k

cycles

(3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per

write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum

number of write operations per row is reached.

(4) This number is dependent on Flash aging and increases over time and erase cycles

(5) Aborting flash during erase or program modes is not a safe operation.

8.8 Thermal Resistance Characteristics

PACKAGE

RGZ

(VQFN)

48 PINS

23.4

THERMAL METRIC⁽¹⁾

UNIT

R_θJA

Junction-to-ambient thermal resistance

Junction-to-case (top) thermal resistance

Junction-to-board thermal resistance

°C/W⁽²⁾

R_θJC(top)

R_θJB

13.3

8.0

Submit Document Feedback

13

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.8 Thermal Resistance Characteristics (continued)

PACKAGE

RGZ

(VQFN)

THERMAL METRIC⁽¹⁾

UNIT

48 PINS

0.1

Junction-to-top characterization parameter

°C/W⁽²⁾

ψ_JT

Junction-to-board characterization parameter

7.9

ψ_JB

R_θJC(bot)

Junction-to-case (bottom) thermal resistance

1.7

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(2) °C/W = degrees Celsius per watt.

8.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER

MIN

TYP

MAX

2500

UNIT

Frequency bands

2360

MHz

8.10 Bluetooth Low Energy - Receive (RX)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

125 kbps (LE Coded)

Receiver sensitivity

Receiver saturation

TEST CONDITIONS

MIN

TYP

MAX UNIT

Differential mode. BER = 10^–3

dBm

–102

>5

Difference between the incoming carrier

frequency and the internally generated carrier

frequency

Frequency error tolerance

kHz

> (–300 / 300)

Difference between incoming data rate and the

internally generated data rate (37-byte packets)

Data rate error tolerance

ppm

> (–240 / 240)

> (–125 / 125)

Difference between incoming data rate and the

internally generated data rate (255-byte packets)

Wanted signal at –79 dBm, modulated interferer

Co-channel rejection⁽¹⁾

Selectivity, ±1 MHz⁽¹⁾

Selectivity, ±2 MHz⁽¹⁾

Selectivity, ±3 MHz⁽¹⁾

Selectivity, ±4 MHz⁽¹⁾

Selectivity, ±6 MHz⁽¹⁾

dB

in channel,

–1.5

8 / 2⁽²⁾

BER = 10^–3

Wanted signal at –79 dBm, modulated interferer

at ±1 MHz,

BER = 10^–3, measured at input level –82 dBm

Wanted signal at –79 dBm, modulated interferer

at ±2 MHz,

BER = 10^–3, measured at input level –82 dBm

44 / 39⁽²⁾

46 / 44⁽²⁾

44 / 46⁽²⁾

Wanted signal at –79 dBm, modulated interferer

at ±3 MHz,

BER = 10^–3, measured at input level –82 dBm

Wanted signal at –79 dBm, modulated interferer

at ±4 MHz,

BER = 10^–3, measured at input level –82 dBm

Wanted signal at –79 dBm, modulated interferer

at ≥±6 MHz,

BER = 10^–3, measured at input level –82 dBm

48 / 44⁽²⁾

14

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.10 Bluetooth Low Energy - Receive (RX) (continued)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

Wanted signal at –79 dBm, modulated interferer

at ≥±7 MHz,

BER = 10^–3, measured at input level –82 dBm

Selectivity, ±7 MHz

51 / 45⁽²⁾

dB

Wanted signal at –79 dBm, modulated interferer

at image frequency,

Selectivity, Image frequency⁽¹⁾

39

dB

BER = 10^–3, measured at input level –82 dBm

Note that Image frequency + 1 MHz is the Co-

channel –1 MHz. Wanted signal at –79 dBm,

modulated interferer at ±1 MHz from image

frequency,

Selectivity, Image frequency ±1

MHz⁽¹⁾

2 / 44 ⁽²⁾

BER = 10^–3, measured at input level –82 dBm

500 kbps (LE Coded)

Receiver sensitivity

Receiver saturation

Differential mode. BER = 10^–3

dBm

–100

> 5

Difference between the incoming carrier

frequency and the internally generated carrier

frequency

Frequency error tolerance

kHz

> (–300 / 300)

Difference between incoming data rate and the

internally generated data rate (37-byte packets)

Data rate error tolerance

ppm

> (–450 / 450)

> (–175 / 175)

Difference between incoming data rate and the

internally generated data rate (255-byte packets)

Wanted signal at –72 dBm, modulated interferer

Co-channel rejection⁽¹⁾

Selectivity, ±1 MHz⁽¹⁾

Selectivity, ±2 MHz⁽¹⁾

Selectivity, ±3 MHz⁽¹⁾

Selectivity, ±4 MHz⁽¹⁾

Selectivity, ±6 MHz⁽¹⁾

dB

in channel,

–3.5

5 / -1⁽²⁾

BER = 10^–3

Wanted signal at –72 dBm, modulated interferer

at ±1 MHz,

BER = 10^–3, measured at input level –75 dBm

Wanted signal at –72 dBm, modulated interferer

at ±2 MHz,

BER = 10^–3, measured at input level –75 dBm

44 / 37⁽²⁾

46 / 46⁽²⁾

45 / 47⁽²⁾

Wanted signal at –72 dBm, modulated interferer

at ±3 MHz,

BER = 10^–3, measured at input level –75 dBm

Wanted signal at –72 dBm, modulated interferer

at ±4 MHz,

BER = 10^–3, measured at input level –75 dBm

Wanted signal at –72 dBm, modulated interferer

at ≥±6 MHz,

BER = 10^–3, measured at input level –75 dBm

46 / 45⁽²⁾

49 / 45⁽²⁾

37

Wanted signal at –72 dBm, modulated interferer

at ≥±7 MHz,

BER = 10^–3, measured at input level –75 dBm

Selectivity, ±7 MHz

dB

Wanted signal at –72 dBm, modulated interferer

at image frequency,

BER = 10^–3, measured at input level –75 dBm

Selectivity, Image frequency⁽¹⁾

Note that Image frequency + 1 MHz is the Co-

channel –1 MHz. Wanted signal at –72 dBm,

modulated interferer at ±1 MHz from image

frequency,

Selectivity, Image frequency ±1

MHz⁽¹⁾

-1 / 46⁽²⁾

dB

BER = 10^–3, measured at input level –75 dBm

Submit Document Feedback

15

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.10 Bluetooth Low Energy - Receive (RX) (continued)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

1 Mbps (LE 1M)

Receiver sensitivity

Receiver saturation

Differential mode. BER = 10^–3

dBm

–97

> 5

Difference between the incoming carrier

frequency and the internally generated carrier

frequency

Frequency error tolerance

Data rate error tolerance

Co-channel rejection⁽¹⁾

kHz

ppm

dB

> (–350 / 350)

> (–750 / 750)

–6

Difference between incoming data rate and the

internally generated data rate (37-byte packets)

Wanted signal at –67 dBm, modulated interferer

in channel,

BER = 10^–3

Wanted signal at –67 dBm, modulated interferer

at ±1 MHz,

Selectivity, ±1 MHz⁽¹⁾

7 / 4⁽²⁾

39 / 33⁽²⁾

36 / 41⁽²⁾

36 / 45⁽²⁾

40

dB

BER = 10^–3, measured at input level –70 dBm

Wanted signal at –67 dBm, modulated interferer

at ±2 MHz,

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±2 MHz⁽¹⁾

Wanted signal at –67 dBm, modulated interferer

at ±3 MHz,

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±3 MHz⁽¹⁾

Wanted signal at –67 dBm, modulated interferer

at ±4 MHz,

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±4 MHz⁽¹⁾

Wanted signal at –67 dBm, modulated interferer

at ≥±5 MHz,

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±5 MHz or more⁽¹⁾

Selectivity, image frequency⁽¹⁾

Wanted signal at –67 dBm, modulated interferer

at image frequency,

BER = 10^–3, measured at input level –70 dBm

33

Note that Image frequency + 1 MHz is the Co-

channel –1 MHz. Wanted signal at –67 dBm,

modulated interferer at ±1 MHz from image

frequency, BER = 10^–3, measured at input level

–70 dBm

Selectivity, image frequency

±1 MHz⁽¹⁾

4 / 41⁽²⁾

dB

Out-of-band blocking⁽³⁾

Out-of-band blocking

30 MHz to 2000 MHz

2003 MHz to 2399 MHz

2484 MHz to 2997 MHz

3000 MHz to 12.75 GHz

dBm

–10

–18

–12

–2

Wanted signal at 2402 MHz, –64 dBm. Two

interferers at 2405 and 2408 MHz respectively, at

the given power level

Intermodulation

dBm

–42

Spurious emissions,

30 to 1000 MHz⁽⁴⁾

dBm

Measurement in a 50-Ωsingle-ended load.

Measurement in a 50 Ωsingle-ended load.

< –59

< –47

Spurious emissions,

1 to 12.75 GHz⁽⁴⁾

RSSI dynamic range

RSSI accuracy

70

±4

dB

2 Mbps (LE 2M)

16

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.10 Bluetooth Low Energy - Receive (RX) (continued)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

Differential mode. Measured at SMA connector,

BER = 10^–3

Receiver sensitivity

dBm

–92

Differential mode. Measured at SMA connector,

BER = 10^–3

Receiver saturation

> 5

> (–500 / 500)

> (–700 / 750)

–7

dBm

kHz

ppm

dB

Difference between the incoming carrier

frequency and the internally generated carrier

frequency

Frequency error tolerance

Data rate error tolerance

Co-channel rejection⁽¹⁾

Difference between incoming data rate and the

internally generated data rate (37-byte packets)

Wanted signal at –67 dBm, modulated interferer

in channel,

BER = 10^–3

Wanted signal at –67 dBm, modulated interferer

at ±2 MHz, Image frequency is at –2 MHz

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±2 MHz⁽¹⁾

8 / 4⁽²⁾

36 / 36⁽²⁾

37 / 36⁽²⁾

4

dB

Wanted signal at –67 dBm, modulated interferer

at ±4 MHz,

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±4 MHz⁽¹⁾

Wanted signal at –67 dBm, modulated interferer

at ±6 MHz,

BER = 10^–3, measured at input level –70 dBm

Selectivity, ±6 MHz⁽¹⁾

Wanted signal at –67 dBm, modulated interferer

at image frequency,

BER = 10^–3, measured at input level –70 dBm

Selectivity, image frequency⁽¹⁾

Note that Image frequency + 2 MHz is the Co-

channel. Wanted signal at –67 dBm, modulated

interferer at ±2 MHz from image frequency, BER =

10^–3, measured at input level –70 dBm

Selectivity, image frequency

±2 MHz⁽¹⁾

–7 / 36⁽²⁾

dB

Out-of-band blocking⁽³⁾

Out-of-band blocking

30 MHz to 2000 MHz

2003 MHz to 2399 MHz

2484 MHz to 2997 MHz

3000 MHz to 12.75 GHz

dBm

–16

–21

–15

–12

Wanted signal at 2402 MHz, –64 dBm. Two

interferers at 2408 and 2414 MHz respectively, at

the given power level

Intermodulation

dBm

–38

(1) Numbers given as I/C dB

(2) X / Y, where X is +N MHz and Y is –N MHz

(3) Excluding one exception at F_wanted/ 2, per Bluetooth Specification

(4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2

(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)

8.11 Bluetooth Low Energy - Transmit (TX)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

General Parameters

Submit Document Feedback

17

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.11 Bluetooth Low Energy - Transmit (TX) (continued)

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

Differential mode, delivered to

a single-ended 50 Ωload

through a balun

Differential mode, delivered to a single-ended 50

Ωload through a balun

Max output power

5

dBm

Output power

programmable

range

26

dB

Differential mode, delivered to a single-ended 50 Ωload through a balun

Spurious emissions and harmonics

f < 1 GHz, outside restricted

+5 dBm setting

dBm

< –36

< –54

< –55

bands

f < 1 GHz, restricted bands

ETSI

Spurious

emissions⁽¹⁾

f < 1 GHz, restricted bands

FCC

f > 1 GHz, including harmonics +5 dBm setting

dBm

< –42

Second harmonic

Third harmonic

+5 dBm setting

Harmonics ⁽¹⁾

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2

(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

8.12 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

General Parameters

Max output power

TEST CONDITIONS

MIN

TYP

MAX UNIT

5

dBm

dB

Differential mode, delivered to a single-ended 50-Ωload through a balun

Output power

programmable range

26

Spurious emissions and harmonics

f < 1 GHz, outside restricted

< -36

< -47

dBm

bands

f < 1 GHz, restricted bands

ETSI

Spurious emissions⁽¹⁾

(2)

f < 1 GHz, restricted bands

FCC

< -55

+5 dBm setting

f > 1 GHz, including

harmonics

< –42

Second harmonic

Third harmonic

< -42

dBm

Harmonics⁽¹⁾

IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps)

Error vector

+5 dBm setting

magnitude

2

%

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2

(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

(2) To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than

100% duty cycle may be used when operating at 2480 MHz.

18

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.13 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX

When measured on the CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, f_RF= 2440 MHz with

DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX

path.

All measurements are performed conducted.

PARAMETER

TEST CONDITIONS

MIN

TYP

–100

> 5

MAX

UNIT

dBm

Receiver sensitivity

PER = 1%

Receiver saturation

Wanted signal at –82 dBm, modulated interferer at

±5 MHz, PER = 1%

Adjacent channel rejection

36

57

dB

Wanted signal at –82 dBm, modulated interferer at

±10 MHz, PER = 1%

Alternate channel rejection

Wanted signal at –82 dBm, undesired signal is

IEEE 802.15.4 modulated channel, stepped through

all channels 2405 to 2480 MHz, PER = 1%

Channel rejection, ±15 MHz or

more

59

dB

Blocking and desensitization,

5 MHz from upper band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

57

63

66

60

63

64

dB

Blocking and desensitization,

10 MHz from upper band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

Blocking and desensitization,

20 MHz from upper band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

dB

Blocking and desensitization,

50 MHz from upper band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

dB

Blocking and desensitization,

–5 MHz from lower band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

dB

Blocking and desensitization,

–10 MHz from lower band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

dB

Blocking and desensitization,

–20 MHz from lower band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

dB

Blocking and desensitization,

–50 MHz from lower band edge

Wanted signal at –97 dBm (3 dB above the

sensitivity level), CW jammer, PER = 1%

dB

Spurious emissions, 30 MHz to

1000 MHz

dBm

ppm

Measurement in a 50-Ω single-ended load

–66

–53

Spurious emissions, 1 GHz to

12.75 GHz

Difference between the incoming carrier frequency

and the internally generated carrier frequency

Frequency error tolerance

Symbol rate error tolerance

> 350

> 1000

Difference between incoming symbol rate and the

internally generated symbol rate

RSSI dynamic range

RSSI accuracy

95

±4

dB

8.14 Timing and Switching Characteristics

8.14.1 Reset Timing

PARAMETER

MIN TYP

MAX UNIT

RESET_N low duration

1

µs

8.14.2 Wakeup Timing

Measured over operating free-air temperature with V_DDS= 3.0 V (unless otherwise noted). The times listed here do not

include software overhead.

PARAMETER

MCU, Reset to Active⁽¹⁾

TEST CONDITIONS

MIN

TYP

MAX

UNIT

850 - 4300

µs

Submit Document Feedback

19

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.14.2 Wakeup Timing (continued)

Measured over operating free-air temperature with V_DDS= 3.0 V (unless otherwise noted). The times listed here do not

include software overhead.

PARAMETER

MCU, Shutdown to Active⁽¹⁾

TEST CONDITIONS

MIN

TYP

850 - 4300

160

MAX

UNIT

µs

MCU, Standby to Active

MCU, Active to Standby

MCU, Idle to Active

µs

36

µs

14

µs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has

been in Reset or Shutdown before starting up again.

20

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.14.3 Clock Specifications

8.14.3.1 48 MHz Bulk Acoustic Wave (BAW) Oscillator

Measured on CC26x2RBEM-7ID reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

MIN

TYP

MAX

UNIT

MHz

ppm

µs

(1)

Clock frequency

48

Compensated clock frequency for RF PLL and Modem ⁽²⁾

Start-up time⁽³⁾

-40

40

80

(1) Compensated clock frequency used by RF PLL and Modem. Non-RF domain (MCU and Peripherals) uncompensated frequency has

variation upto +/- 0.4% in offset and +/- 200 ppm across temperature.

(2) Across operational temperature range, including 10 year aging at 30°C. Compensation parameters are measured in TI production and

stored in device for clock compensation.

(3) Start-up time using the TI-provided power driver.

8.14.3.2 48 MHz Crystal Oscillator (XOSC_HF)

Measured on a Texas Instruments reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.⁽¹⁾

PARAMETER

MIN

TYP

MAX

UNIT

Crystal frequency

48

MHz

Equivalent series resistance

6 pF < C_L≤9 pF

ESR

20

60

80

Ω

Equivalent series resistance

5 pF < C_L≤ 6 pF

Ω

Motional inductance, relates to the load capacitance that is used for the

crystal (C_Lin Farads)⁽⁵⁾

2

L_M

C_L

< 3 × 10^–25/ C_L

H

Crystal load capacitance⁽⁴⁾

Start-up time⁽²⁾

5

7⁽³⁾

9

pF

µs

200

(1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.

(2) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

(3) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed

through software in the Customer Configuration section (CCFG).

(4) Adjustable load capacitance is integrated into the device.

(5) The crystal manufacturer's specification must satisfy this requirement for proper operation.

8.14.3.3 48 MHz RC Oscillator (RCOSC_HF)

Measured on a Texas Instruments reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

MIN

TYP

MAX

UNIT

MHz

%

Frequency

48

Uncalibrated frequency accuracy

Calibrated frequency accuracy⁽¹⁾

Start-up time

±1

±0.25

5

%

µs

(1) Accuracy relative to the calibration source (XOSC_HF)

8.14.3.4 2 MHz RC Oscillator (RCOSC_MF)

Measured on a Texas Instruments reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

MIN

TYP

MAX

UNIT

MHz

µs

Calibrated frequency

Start-up time

2

5

Submit Document Feedback

21

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.14.3.5 32.768 kHz Crystal Oscillator (XOSC_LF)

Measured on a Texas Instruments reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

MIN

TYP

32.768

30

MAX

UNIT

kHz

kΩ

Crystal frequency

ESR

C_L

Equivalent series resistance

Crystal load capacitance

100

12

6

7⁽¹⁾

pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be

used.

8.14.3.6 32 kHz RC Oscillator (RCOSC_LF)

Measured on a Texas Instruments reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

MIN

TYP

32.8 ⁽¹⁾

50

MAX

UNIT

kHz

Calibrated frequency

Temperature coefficient.

ppm/°C

(1) When using RCOSC_LF as source for the low frequency system clock (SCLK_LF), the accuracy of the SCLK_LF-derived Real Time

Clock (RTC) can be improved by measuring RCOSC_LF relative to XOSC_HF and compensating for the RTC tick speed. This

functionality is available through the TI-provided Power driver.

22

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.14.4 Synchronous Serial Interface (SSI) Characteristics

8.14.4.1 Synchronous Serial Interface (SSI) Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER

NO.

MIN

TYP

MAX

UNIT

S1

t_{clk_per}

t_{clk_high}

t_{clk_low}

SSIClk cycle time

SSIClk high time

SSIClk low time

12

65024 System Clocks ⁽²⁾

S2⁽¹⁾

S3⁽¹⁾

0.5

t_{clk_per}

(1) Refer to SSI timing diagrams 图8-1, 图8-2, and 图8-3

(2) When using the TI-provided Power driver, the SSI system clock is always 48 MHz.

S1

S2

SSIClk

S3

SSIFss

SSITx

MSB

LSB

SSIRx

4 to 16 bits

图8-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement

S2

S1

SSIClk

SSIFss

SSITx

SSIRx

S3

MSB

LSB

8-bit control

0

MSB

LSB

4 to 16 bits output data

图8-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer

Submit Document Feedback

23

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

S1

S2

SSIClk

(SPO = 0)

S3

SSIClk

(SPO = 1)

SSITx

(Master)

MSB

LSB

SSIRx

(Slave)

MSB

LSB

SSIFss

图8-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

8.14.5 UART

8.14.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER

MIN

TYP

MAX

UNIT

UART rate

3

MBaud

24

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15 Peripheral Characteristics

8.15.1 ADC

8.15.1.1 Analog-to-Digital Converter (ADC) Characteristics

T_c= 25 °C, V_DDS= 3.0 V and voltage scaling enabled, unless otherwise noted.⁽¹⁾

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER

Input voltage range

Resolution

TEST CONDITIONS

MIN

TYP

MAX

UNIT

V

0

VDDS

12

Bits

ksps

LSB

Sample Rate

200

Offset

Internal 4.3 V equivalent reference⁽²⁾

–0.24

7.14

>–1

±4

Gain error

DNL⁽⁴⁾Differential nonlinearity

INL

Integral nonlinearity

Internal 4.3 V equivalent reference⁽²⁾, 200 kSamples/s,

9.6 kHz input tone

9.8

Internal 4.3 V equivalent reference⁽²⁾, 200 kSamples/s,

9.6 kHz input tone, DC/DC enabled

VDDS as reference, 200 kSamples/s, 9.6 kHz input

tone

10.1

ENOB Effective number of bits

Bits

Internal reference, voltage scaling disabled,

32 samples average, 200 kSamples/s, 300 Hz input

tone

11.1

Internal reference, voltage scaling disabled,

11.3

11.6

–65

–70

14-bit mode, 200 kSamples/s, 600 Hz input tone ⁽⁵⁾

Internal reference, voltage scaling disabled,

15-bit mode, 200 kSamples/s, 150 Hz input tone ⁽⁵⁾

Internal 4.3 V equivalent reference⁽²⁾, 200 kSamples/s,

9.6 kHz input tone

VDDS as reference, 200 kSamples/s, 9.6 kHz input

Total harmonic distortion tone

THD

dB

Internal reference, voltage scaling disabled,

32 samples average, 200 kSamples/s, 300 Hz input

tone

–72

Internal 4.3 V equivalent reference⁽²⁾, 200 kSamples/s,

9.6 kHz input tone

60

63

Signal-to-noise

and

distortion ratio

VDDS as reference, 200 kSamples/s, 9.6 kHz input

tone

SINAD,

SNDR

Internal reference, voltage scaling disabled,

32 samples average, 200 kSamples/s, 300 Hz input

tone

68

Internal 4.3 V equivalent reference⁽²⁾, 200 kSamples/s,

9.6 kHz input tone

70

73

VDDS as reference, 200 kSamples/s, 9.6 kHz input

tone

Spurious-free dynamic

range

SFDR

Internal reference, voltage scaling disabled,

32 samples average, 200 kSamples/s, 300 Hz input

tone

75

Conversion time

Serial conversion, time-to-output, 24 MHz clock

Internal 4.3 V equivalent reference⁽²⁾

VDDS as reference

50

0.42

0.6

Clock Cycles

Current consumption

mA

Submit Document Feedback

25

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.1.1 Analog-to-Digital Converter (ADC) Characteristics (continued)

T_c= 25 °C, V_DDS= 3.0 V and voltage scaling enabled, unless otherwise noted.⁽¹⁾

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Equivalent fixed internal reference (input voltage

scaling enabled). For best accuracy, the ADC

conversion should be initiated through the TI-RTOS API

in order to include the gain/offset compensation factors

stored in FCFG1

Reference voltage

4.3^{(2) (3)}

V

Fixed internal reference (input voltage scaling

disabled). For best accuracy, the ADC conversion

should be initiated through the TI-RTOS API in order to

include the gain/offset compensation factors stored in

FCFG1. This value is derived from the scaled value

(4.3 V) as follows:

Reference voltage

1.48

V

V_ref= 4.3 V × 1408 / 4095

Reference voltage

VDDS as reference, input voltage scaling enabled

VDDS as reference, input voltage scaling disabled

VDDS

V

VDDS /

2.82⁽³⁾

200 kSamples/s, voltage scaling enabled. Capacitive

input, Input impedance depends on sampling frequency

and sampling time

Input impedance

>1

MΩ

(1) Using IEEE Std 1241-2010 for terminology and test methods

(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V

(3) Applied voltage must be within Absolute Maximum Ratings (see 节8.1) at all times

(4) No missing codes

(5) ADC_output = Σ(4ⁿsamples ) >> n, n = desired extra bits

26

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.2 DAC

8.15.2.1 Digital-to-Analog Converter (DAC) Characteristics

T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

General Parameters

Resolution

TEST CONDITIONS

MIN

TYP

MAX

UNIT

8

Bits

Any load, any V_REF, pre-charge OFF, DAC charge-

pump ON

1.8

2.0

3.8

V_DDS

Supply voltage

Clock frequency

External Load⁽⁴⁾, any V_REF, pre-charge OFF, DAC

charge-pump OFF

V

Any load, V_REF= DCOUPL, pre-charge ON

Buffer ON (recommended for external load)

Buffer OFF (internal load)

2.6

16

3.8

250

F_DAC

kHz

1000

V_REF= VDDS, buffer OFF, internal load

13

13.8

20

Voltage output settling

time

1 / F_DAC

V_REF= VDDS, buffer ON, external capacitive load = 20

pF⁽³⁾

External capacitive load

External resistive load

Short circuit current

200

400

pF

MΩ

µA

10

VDDS = 3.8 V, DAC charge-pump OFF

VDDS = 3.0 V, DAC charge-pump ON

VDDS = 3.0 V, DAC charge-pump OFF

50.8

51.7

53.2

48.7

70.2

46.3

88.9

Max output impedance

Z_MAX

Vref = VDDS, buffer ON, VDDS = 2.0 V, DAC charge-pump ON

kΩ

CLK 250 kHz

VDDS = 2.0 V, DAC charge-pump OFF

VDDS = 1.8 V, DAC charge-pump ON

VDDS = 1.8 V, DAC charge-pump OFF

Internal Load - Continuous Time Comparator / Low Power Clocked Comparator

V_REF= VDDS,

load = Continuous Time Comparator or Low Power

Differential nonlinearity

Clocked Comparator

±1

F_DAC= 250 kHz

DNL

LSB⁽¹⁾

V_REF= VDDS,

load = Continuous Time Comparator or Low Power

Differential nonlinearity

Clocked Comparator

±1.2

F_DAC= 16 kHz

V_REF= VDDS = 3.8 V

V_REF= VDDS= 3.0 V

±0.64

±0.81

±1.27

±3.43

±2.88

±2.37

±0.78

±0.77

±3.46

±3.44

±4.70

±4.11

Offset error⁽²⁾

Load = Continuous Time

V_REF= VDDS = 1.8 V

V_REF= DCOUPL, pre-charge ON

Comparator

V_REF= DCOUPL, pre-charge OFF

V_REF= ADCREF

V_REF= VDDS= 3.8 V

V_REF= VDDS = 3.0 V

Offset error⁽²⁾

Load = Low Power

V_REF= VDDS= 1.8 V

V_REF= DCOUPL, pre-charge ON

Clocked Comparator

V_REF= DCOUPL, pre-charge OFF

V_REF= ADCREF

Submit Document Feedback

27

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

MAX UNIT

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

±1.53

±1.71

±2.10

±6.00

±3.85

±5.84

±2.92

±3.06

±3.91

±7.84

±4.06

±6.94

0.03

3.62

0.02

2.86

0.01

1.71

0.01

1.21

1.27

2.46

0.01

1.41

0.03

3.61

0.02

2.85

0.01

1.71

0.01

1.21

1.27

2.46

0.01

1.41

V_REF= VDDS = 3.8 V

V_REF= VDDS = 3.0 V

Max code output voltage

variation⁽²⁾

Load = Continuous Time

Comparator

V_REF= VDDS= 1.8 V

LSB⁽¹⁾

V_REF= DCOUPL, pre-charge ON

V_REF= DCOUPL, pre-charge OFF

V_REF= ADCREF

V_REF= VDDS= 3.8 V

V_REF=VDDS= 3.0 V

Max code output voltage

variation⁽²⁾

Load = Low Power

Clocked Comparator

V_REF= VDDS= 1.8 V

LSB⁽¹⁾

V_REF= DCOUPL, pre-charge ON

V_REF= DCOUPL, pre-charge OFF

V_REF= ADCREF

V_REF= VDDS = 3.8 V, code 1

V_REF= VDDS = 3.8 V, code 255

V_REF= VDDS= 3.0 V, code 1

V_REF= VDDS= 3.0 V, code 255

V_REF= VDDS= 1.8 V, code 1

V_REF= VDDS = 1.8 V, code 255

V_REF= DCOUPL, pre-charge OFF, code 1

V_REF= DCOUPL, pre-charge OFF, code 255

V_REF= DCOUPL, pre-charge ON, code 1

V_REF= DCOUPL, pre-charge ON, code 255

V_REF= ADCREF, code 1

Output voltage range⁽²⁾

Load = Continuous Time

Comparator

V

V_REF= ADCREF, code 255

V_REF= VDDS = 3.8 V, code 1

V_REF= VDDS= 3.8 V, code 255

V_REF= VDDS= 3.0 V, code 1

V_REF= VDDS= 3.0 V, code 255

V_REF= VDDS = 1.8 V, code 1

V_REF= VDDS = 1.8 V, code 255

V_REF= DCOUPL, pre-charge OFF, code 1

V_REF= DCOUPL, pre-charge OFF, code 255

V_REF= DCOUPL, pre-charge ON, code 1

V_REF= DCOUPL, pre-charge ON, code 255

V_REF= ADCREF, code 1

Output voltage range⁽²⁾

Load = Low Power

Clocked Comparator

V

V_REF= ADCREF, code 255

External Load (Keysight 34401A Multimeter)

V_REF= VDDS, F_DAC= 250 kHz

±1

INL

Integral nonlinearity

V_REF= DCOUPL, F_DAC= 250 kHz

V_REF= ADCREF, F_DAC= 250 kHz

V_REF= VDDS, F_DAC= 250 kHz

LSB⁽¹⁾

DNL

Differential nonlinearity

28

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

±0.20

±0.25

±0.45

±1.55

±1.30

±1.10

±0.60

±0.55

±0.60

±3.45

±2.10

±1.90

0.03

MAX

UNIT

V_REF= VDDS= 3.8 V

V_REF= VDDS= 3.0 V

V_REF= VDDS = 1.8 V

Offset error

LSB⁽¹⁾

V_REF= DCOUPL, pre-charge ON

V_REF= DCOUPL, pre-charge OFF

V_REF= ADCREF

V_REF= VDDS= 3.8 V

V_REF= VDDS= 3.0 V

V_REF= VDDS= 1.8 V

Max code output voltage

variation

LSB⁽¹⁾

V_REF= DCOUPL, pre-charge ON

V_REF= DCOUPL, pre-charge OFF

V_REF= ADCREF

V_REF= VDDS = 3.8 V, code 1

V_REF= VDDS = 3.8 V, code 255

V_REF= VDDS = 3.0 V, code 1

V_REF= VDDS= 3.0 V, code 255

V_REF= VDDS= 1.8 V, code 1

V_REF= VDDS = 1.8 V, code 255

V_REF= DCOUPL, pre-charge OFF, code 1

V_REF= DCOUPL, pre-charge OFF, code 255

V_REF= DCOUPL, pre-charge ON, code 1

V_REF= DCOUPL, pre-charge ON, code 255

V_REF= ADCREF, code 1

3.61

0.02

2.85

0.02

Output voltage range

Load = Low Power

Clocked Comparator

1.71

V

0.02

1.20

1.27

2.46

0.02

V_REF= ADCREF, code 255

1.42

(1) 1 LSB (V_REF3.8 V/3.0 V/1.8 V/DCOUPL/ADCREF) = 14.10 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV

(2) Includes comparator offset

(3) A load > 20 pF will increases the settling time

(4) Keysight 34401A Multimeter

Submit Document Feedback

29

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.3 Temperature and Battery Monitor

8.15.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

°C

Resolution

Accuracy

2

-40 °C to 0 °C

0 °C to 105 °C

±4.0

±2.5

3.6

°C

Supply voltage coefficient⁽¹⁾

°C/V

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

8.15.3.2 Battery Monitor

Measured on a Texas Instruments reference design with T_c= 25 °C, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

mV

V

Resolution

Range

25

1.8

3.8

Integral nonlinearity (max)

Accuracy

23

22.5

-32

-1

mV

%

VDDS = 3.0 V

Offset error

Gain error

30

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.4 Comparators

8.15.4.1 Low-Power Clocked Comparator

T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP MAX UNIT

Input voltage range

Clock frequency

0

V_DDS

V

SCLK_LF

Using internal DAC with VDDS as reference

voltage, DAC code = 0 - 255

0.024 -

2.865

Internal reference voltage⁽¹⁾

V

Measured at V_DDS/ 2, includes error from

internal DAC

Offset

±5

1

mV

Clock

Cycle

Decision time

Step from –50 mV to 50 mV

(1) The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage

selected. See 节8.15.2.1

8.15.4.2 Continuous Time Comparator

T_c= 25°C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

Input voltage range⁽¹⁾

TEST CONDITIONS

MIN

TYP

MAX

UNIT

V

0

V_DDS

Offset

Measured at V_DDS/ 2

±5

0.78

8.6

mV

µs

Decision time

Current consumption

Step from –10 mV to 10 mV

Internal reference

µA

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using

the DAC

8.15.5 Current Source

8.15.5.1 Programmable Current Source

T_c= 25 °C, V_DDS= 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP MAX UNIT

Current source programmable output range

(logarithmic range)

0.25 - 20

0.25

µA

Resolution

Submit Document Feedback

31

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

MAX UNIT

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.15.6 GPIO

8.15.6.1 GPIO DC Characteristics

PARAMETER

TEST CONDITIONS

MIN

TYP

T_A= 25 °C, V_DDS= 1.8 V

GPIO VOH at 8 mA load

GPIO VOL at 8 mA load

GPIO VOH at 4 mA load

GPIO VOL at 4 mA load

GPIO pullup current

IOCURR = 2, high-drive GPIOs only

IOCURR = 1

1.56

0.24

1.59

0.21

73

V

IOCURR = 1

V

Input mode, pullup enabled, Vpad = 0 V

Input mode, pulldown enabled, Vpad = VDDS

µA

GPIO pulldown current

19

IH = 1, transition voltage for input read as 0 →

1

GPIO low-to-high input transition, with hysteresis

GPIO high-to-low input transition, with hysteresis

GPIO input hysteresis

1.08

0.73

0.35

V

IH = 1, transition voltage for input read as 1 →

0

IH = 1, difference between 0 →1

and 1 →0 points

T_A= 25 °C, V_DDS= 3.0 V

GPIO VOH at 8 mA load

GPIO VOL at 8 mA load

GPIO VOH at 4 mA load

GPIO VOL at 4 mA load

T_A= 25 °C, V_DDS= 3.8 V

GPIO pullup current

IOCURR = 2, high-drive GPIOs only

IOCURR = 1

2.59

0.42

2.63

0.40

V

IOCURR = 1

Input mode, pullup enabled, Vpad = 0 V

282

110

µA

GPIO pulldown current

Input mode, pulldown enabled, Vpad = VDDS

IH = 1, transition voltage for input read as 0 →

1

GPIO low-to-high input transition, with hysteresis

GPIO high-to-low input transition, with hysteresis

1.97

1.55

0.42

V

IH = 1, transition voltage for input read as 1 →

0

IH = 1, difference between 0 →1

and 1 →0 points

GPIO input hysteresis

T_A= 25 °C

Lowest GPIO input voltage reliably interpreted

as a High

VIH

0.8*V_DDS

V

Highest GPIO input voltage reliably interpreted

as a Low

VIL

0.2*V_DDS

V

32

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.16 Typical Characteristics

All measurements in this section are done with T_c= 25 °C and V_DDS= 3.0 V, unless otherwise noted. See

Recommended Operating Conditions, 节 8.3, for device limits. Values exceeding these limits are for reference

only.

8.16.1 MCU Current

Active Current vs. VDDS

Running CoreMark, SCLK_HF = 48 MHz RCOSC

6

5.5

5

4.5

4

3.5

3

2.5

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

D001

图8-4. Active Mode (MCU) Current vs.

Supply Voltage (VDDS)

Standby Current vs. Temperature

80 kB RAM Retention, no Cache Retention, RTC On

SCLK_LF = 32 kHz XOSC

12

10

8

6

4

2

0

-40 -30 -20 -10

0

10 20 30 40 50 60 70 80 90 100

Temperature [°C]

D006

图8-5. Standby Mode (MCU) Current vs.

Temperature

Submit Document Feedback

33

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Standby Current vs. Temperature

80 kB RAM Retention, no Cache Retention, RTC On

SCLK_LF = 32 kHz XOSC VDDS = 3.6 V

12

10

8

6

4

2

0

-40 -30 -20 -10

0

10 20 30 40 50 60 70 80 90 100

Temperature [°C]

图8-6. Standby Mode (MCU) Current vs.

Temperature (VDDS = 3.6 V)

34

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.16.2 RX Current

RX Current vs. Temperature

BLE 1 Mbps, 2.44 GHz

8.5

8.4

8.3

8.2

8.1

8

7.9

7.8

7.7

7.6

7.5

7.4

7.3

7.2

7.1

7

6.9

6.8

6.7

6.6

6.5

-40

-30

-20

-10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-7. RX Current vs.

Temperature (BLE 1 Mbps, 2.44 GHz)

RX Current vs. VDDS

BLE 1 Mbps, 2.44 GHz

12

11.5

11

10.5

10

9.5

9

8.5

8

7.5

7

6.5

6

5.5

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-8. RX Current vs.

Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)

Submit Document Feedback

35

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.16.3 TX Current

TX Current vs. Temperature

BLE 1 Mbps, 2.44 GHz, 0 dBm

9

8.85

8.7

8.55

8.4

8.25

8.1

7.95

7.8

7.65

7.5

7.35

7.2

7.05

6.9

6.75

6.6

6.45

6.3

6.15

6

-40 -30 -20 -10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-9. TX Current vs.

Temperature (BLE 1 Mbps, 2.44 GHz)

TX Current vs. VDDS

BLE 1 Mbps, 2.44 GHz, 0 dBm

12.5

12

11.5

11

10.5

10

9.5

9

8.5

8

7.5

7

6.5

6

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-10. TX Current vs.

Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)

36

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

表8-1 shows typical TX current and output power for different output power settings.

表8-1. Typical TX Current and Output Power

CC2652RB at 2.44 GHz, VDDS = 3.0 V (Measured on CC26x2RBEM-7ID)

txPower

0x7217

0x4E63

0x385D

0x3259

0x2856

0x2853

0x12D6

0x0ACF

0x06CA

0x04C6

TX Power Setting (SmartRF Studio)

Typical Output Power [dBm]

Typical Current Consumption [mA]

5

4

5.3

4.2

10.1

9.5

9

3

3.1

2

2.1

8.5

8.2

7.8

6.7

6.1

5.6

5.3

1

1.2

0

0.1

-5

-10

-15

-21

-5.0

-9.6

-14.8

-21.2

Submit Document Feedback

37

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.16.4 RX Performance

Sensitivity vs. Frequency

BLE 1 Mbps

-92

-93

-94

-95

-96

-97

-98

-99

-100

-101

-102

2.4

2.408 2.416 2.424 2.432 2.44 2.448 2.456 2.464 2.472 2.48

Frequency [GHz]

图8-11. Sensitivity vs.

Frequency (BLE 1 Mbps, 2.44 GHz)

Sensitivity vs. Frequency

IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)

-95

-96

-97

-98

-99

-100

-101

-102

-103

-104

-105

2.4

2.408 2.416 2.424 2.432 2.44 2.448 2.456 2.464 2.472 2.48

Frequency [GHz]

图8-12. Sensitivity vs.

Frequency IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)

38

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Sensitivity vs. Temperature

BLE 1 Mbps, 2.44 GHz

-92

-93

-94

-95

-96

-97

-98

-99

-100

-101

-102

-40 -30 -20 -10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-13. Sensitivity vs.

Temperature (BLE 1 Mbps, 2.44 GHz)

Sensitivity vs. Temperature

IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps), 2.44 GHz

-95

-96

-97

-98

-99

-100

-101

-102

-103

-104

-105

-40 -30 -20 -10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-14. Sensitivity vs.

Temperature IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)

Submit Document Feedback

39

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Sensitivity vs. VDDS

BLE 1 Mbps, 2.44 GHz

-92

-93

-94

-95

-96

-97

-98

-99

-100

-101

-102

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-15. Sensitivity vs.

Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)

Sensitivity vs. VDDS

BLE 1 Mbps, 2.44 GHz, DCDC Off

-92

-93

-94

-95

-96

-97

-98

-99

-100

-101

-102

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-16. Sensitivity vs.

Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, DCDC Off)

40

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Sensitivity vs. VDDS

IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps), 2.44 GHz

-95

-96

-97

-98

-99

-100

-101

-102

-103

-104

-105

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-17. Sensitivity vs.

Supply Voltage (VDDS) IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)

Submit Document Feedback

41

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.16.5 TX Performance

Output Power vs. Temperature

BLE 1 Mbps, 2.44 GHz, 0 dBm

2

1.8

1.6

1.4

1.2

1

0.8

0.6

0.4

0.2

0

-0.2

-0.4

-0.6

-0.8

-1

-1.2

-1.4

-1.6

-1.8

-2

-40

-30

-20

-10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-18. Output Power vs.

Temperature (BLE 1 Mbps, 2.44 GHz, 0 dBm)

Output Power vs. Temperature

BLE 1 Mbps, 2.44 GHz, +5 dBm

7

6.8

6.6

6.4

6.2

6

5.8

5.6

5.4

5.2

5

4.8

4.6

4.4

4.2

4

3.8

3.6

3.4

3.2

3

-40

-30

-20

-10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-19. Output Power vs.

Temperature (BLE 1 Mbps, 2.44 GHz, +5 dBm)

42

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Output Power vs. VDDS

BLE 1 Mbps, 2.44 GHz, 0 dBm

2

1.8

1.6

1.4

1.2

1

0.8

0.6

0.4

0.2

0

-0.2

-0.4

-0.6

-0.8

-1

-1.2

-1.4

-1.6

-1.8

-2

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-20. Output Power vs.

Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, 0 dBm)

Output power vs. VDDS

BLE 1 Mbps, 2.44 GHz, +5 dBm

7

6.8

6.6

6.4

6.2

6

5.8

5.6

5.4

5.2

5

4.8

4.6

4.4

4.2

4

3.8

3.6

3.4

3.2

3

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

图8-21. Output Power vs.

Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, +5 dBm)

Submit Document Feedback

43

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Output Power vs. Frequency

BLE 1 Mbps, 2.44 GHz, 0 dBm

2

1.8

1.6

1.4

1.2

1

0.8

0.6

0.4

0.2

0

-0.2

-0.4

-0.6

-0.8

-1

-1.2

-1.4

-1.6

-1.8

-2

2.4

2.408 2.416 2.424 2.432 2.44 2.448 2.456 2.464 2.472 2.48

Frequency [GHz]

图8-22. Output Power vs.

Frequency (BLE 1 Mbps, 2.44 GHz, 0 dBm)

Output Power vs. Frequency

BLE 1 Mbps, 2.44 GHz, +5 dBm

7

6.8

6.6

6.4

6.2

6

5.8

5.6

5.4

5.2

5

4.8

4.6

4.4

4.2

4

3.8

3.6

3.4

3.2

3

2.4

2.408 2.416 2.424 2.432 2.44 2.448 2.456 2.464 2.472 2.48

Frequency [GHz]

图8-23. Output Power vs.

Frequency (BLE 1 Mbps, 2.44 GHz, +5 dBm)

44

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Compensated Frequency Accuracy vs. Temperature

RF Frequency, 2.44 GHz

25

20

15

10

5

0

-5

-10

-15

-20

-25

-40

-30

-20

-10

0

10

20

30

40

50

60

70

80 85

Temperature [°C]

图8-24. Compensated Frequency Accuracy vs.

Temperature (2.44 GHz)

Submit Document Feedback

45

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

8.16.6 ADC Performance

ENOB vs. Input Frequency

11.4

11.1

10.8

10.5

10.2

9.9

Internal Reference, No Averaging

Internal Unscaled Reference, 14-bit Mode

9.6

0.2 0.3

0.5 0.7

1

2

3

4

5

6 7 8 10

20

30 40 50 70 100

Frequency [kHz]

D061

图8-25. ENOB vs.

Input Frequency

ENOB vs. Sampling Frequency

Vin = 3.0 V Sine wave, Internal reference,

Fin = Fs / 10

10.2

10.15

10.1

10.05

10

9.95

9.9

9.85

9.8

1

2

3

4

5

6 7 8 10

20

30 40 50 70 100

200

Frequency [kHz]

D062

图8-26. ENOB vs.

Sampling Frequency

46

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

INL vs. ADC Code

Vin = 3.0 V Sine wave, Internal reference,

200 kSamples/s

1.5

1

0.5

0

-0.5

-1

-1.5

0

400

800

1200 1600 2000 2400 2800 3200 3600 4000

ADC Code

D064

图8-27. INL vs.

ADC Code

DNL vs. ADC Code

Vin = 3.0 V Sine wave, Internal reference,

200 kSamples/s

2.5

2

1.5

1

0.5

0

-0.5

0

400

800

1200 1600 2000 2400 2800 3200 3600 4000

ADC Code

D065

图8-28. DNL vs.

ADC Code

Submit Document Feedback

47

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

ADC Accuracy vs. Temperature

Vin = 1 V, Internal reference,

200 kSamples/s

1.01

1.009

1.008

1.007

1.006

1.005

1.004

1.003

1.002

1.001

1

-40 -30 -20 -10

0

10 20 30 40 50 60 70 80 90 100

Temperature [°C]

D066

图8-29. ADC Accuracy vs.

Temperature

ADC Accuracy vs. VDDS

Vin = 1 V, Internal reference,

200 kSamples/s

1.01

1.009

1.008

1.007

1.006

1.005

1.004

1.003

1.002

1.001

1

1.8

2

2.2

2.4

2.6

2.8

3

3.2

3.4

3.6

3.8

Voltage [V]

D067

图8-30. ADC Accuracy vs.

Supply Voltage (VDDS)

48

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

9 Detailed Description

9.1 Overview

节4 shows the core modules of the CC2652RB device.

9.2 System CPU

The CC2652RB SimpleLink^™Wireless MCU contains an Arm^®Cortex^®-M4F system CPU, which runs the

application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements

of minimal memory implementation, and low-power consumption, while delivering outstanding computational

performance and exceptional system response to interrupts.

Its features include the following:

• ARMv7-M architecture optimized for small-footprint embedded applications

• Arm Thumb^®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm

core in a compact memory size

• Fast code execution permits increased sleep mode time

• Deterministic, high-performance interrupt handling for time-critical applications

• Single-cycle multiply instruction and hardware divide

• Hardware division and fast digital-signal-processing oriented multiply accumulate

• Saturating arithmetic for signal processing

• IEEE 754-compliant single-precision Floating Point Unit (FPU)

• Memory Protection Unit (MPU) for safety-critical applications

• Full debug with data matching for watchpoint generation

– Data Watchpoint and Trace Unit (DWT)

– JTAG Debug Access Port (DAP)

– Flash Patch and Breakpoint Unit (FPB)

• Trace support reduces the number of pins required for debugging and tracing

– Instrumentation Trace Macrocell Unit (ITM)

– Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)

• Optimized for single-cycle flash memory access

• Tightly connected to 8-KB 4-way random replacement cache for minimal active power consumption and wait

states

• Ultra-low-power consumption with integrated sleep modes

• 48 MHz operation

• 1.25 DMIPS per MHz

Submit Document Feedback

49

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

9.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that

interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and

assembles the information bits in a given packet structure. The RF core offers a high level, command-based API

to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not

programmable by customers and is interfaced through the TI-provided RF driver that is included with the

SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main

CPU, which reduces power and leaves more resources for the user application. Several signals are also

available to control external circuitry such as RF switches or range extenders autonomously.

A Packet Traffic Arbitrator (PTA) scheme is available for the managed coexistence of BLE and a co-located 2.4-

GHz radio. This is based on 802.15.2 recommendations and common industry standards. The 3-wire

coexistence interface has multiple modes of operation, encompassing different use cases and number of lines

used for signaling. The radio acting as a slave is able to request access to the 2.4-GHz ISM band, and the

master to grant it. Information about the request priority and TX or RX operation can also be conveyed.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is

either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with

the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards

even with over-the-air (OTA) updates while still using the same silicon.

9.3.1 Bluetooth 5.2 Low Energy

The RF Core offers full support for Bluetooth 5.2 Low Energy, including the high-sped 2-Mbps physical layer and

the 500-kbps and 125-kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.2 stack or

through a high-level Bluetooth API. The Bluetooth 5.2 PHY and part of the controller are in radio and system

ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times

the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers

significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.2 also enables unparalleled flexibility for adjustment of speed and range based on application needs,

which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2

Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not

previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster

responses, richer engagement, and longer battery life. Bluetooth 5.2 enables fast, reliable firmware updates.

9.3.2 802.15.4 (Thread, Zigbee, 6LoWPAN)

Through a dedicated IEEE radio API, the RF Core supports the 2.4-GHz IEEE 802.15.4-2011 physical layer (2

Mchips per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The

802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread

and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

9.4 Memory

The up to 352-KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is in-

system programmable and erasable. The last flash memory sector must contain a Customer Configuration

section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is

done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to five 16-KB blocks and can be used for both

storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by

default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in

memory is built-in, which reduces chip-level soft errors and thereby increases reliability. System SRAM is always

initialized to zeroes upon code execution from boot.

50

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way

nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the system CPU.

The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area

(CCFG).

There is a 4-KB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically

used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by

the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks,

which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that

can be used for initial programming of the device.

9.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power

modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary

power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby

significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has syntax

similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential

algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable

state machines, or event routing.

The main advantages are:

• Flexibility - data can be read and processed in unlimited manners while still ensuring ultra-low power

• 2 MHz low-power mode enables lowest possible handling of digital sensors

• Dynamic reuse of hardware resources

• 40-bit accumulator supporting multiplication, addition and shift

• Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C

driver source code, which the System CPU application uses to control and exchange data with the Sensor

Controller. Typical use cases may be (but are not limited to) the following:

• Read analog sensors using integrated ADC or comparators

• Interface digital sensors using GPIOs, SPI, UART, or I²C (UART and I²C are bit-banged)

• Capacitive sensing

• Waveform generation

• Very low-power pulse counting (flow metering)

• Key scan

The peripherals in the Sensor Controller include the following:

• The low-power clocked comparator can be used to wake the system CPU from any state in which the

comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator.

The output of the comparator can also be used to trigger an interrupt or the ADC.

• Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital

converter, and a comparator. The continuous time comparator in this block can also be used as a higher-

accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline

tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive

sensing.

• The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be

triggered by many different sources including timers, I/O pins, software, and comparators.

• The analog modules can connect to up to eight different GPIOs

• Dedicated SPI master with up to 6 MHz clock speed

The peripherals in the Sensor Controller can also be controlled from the main application processor.

Submit Document Feedback

51

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

9.6 Cryptography

The CC2652RB device comes with a wide set of modern cryptography-related hardware accelerators, drastically

reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower

power and improves availability and responsiveness of the system because the cryptography operations runs in

a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development

Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The

hardware accelerator modules are:

• True Random Number Generator (TRNG) module provides a true, nondeterministic noise source for the

purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is

built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.

• Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512

• Advanced Encryption Standard (AES) with 128 and 256 bit key lengths

• Public Key Accelerator - Hardware accelerator supporting mathematical operations needed for elliptic

curves up to 512 bits and RSA key pair generation up to 1024 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available

for an application or stack:

• Key Agreement Schemes

– Elliptic curve Diffie–Hellman with static or ephemeral keys (ECDH and ECDHE)

– Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

• Signature Generation

– Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)

• Curve Support

– Short Weierstrass form (full hardware support), such as:

• NIST-P224, NIST-P256, NIST-P384, NIST-P521

• Brainpool-256R1, Brainpool-384R1, Brainpool-512R1

• secp256r1

– Montgomery form (hardware support for multiplication), such as:

• Curve25519

• SHA2 based MACs

– HMAC with SHA224, SHA256, SHA384, or SHA512

• Block cipher mode of operation

– AESCCM

– AESGCM

– AESECB

– AESCBC

– AESCBC-MAC

• True random number generation

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as

Curve1174 or Ed25519, can also be implemented using the provided hardware accelerators but are not part of

the TI SimpleLink SDK for the CC2652RB device.

52

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

9.7 Timers

A large selection of timers are available as part of the CC2652RB device. These timers are:

• Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK_LF)

This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for

frequency drift when using the LF RCOSC as the low frequency system clock. If an external LF clock with

frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this.

When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be

accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the

Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the

RTC halts when a debugger halts the device.

• General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48

MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting,

pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of

the timer are connected to the device event fabric, which allows the timers to interact with signals such as

GPIO inputs, other timers, DMA and ADC. The GPTIMERs are available in Active and Idle power modes.

• Sensor Controller Timers

The Sensor Controller contains 3 timers:

AUX Timer 0 and 1 are 16-bit timers with a 2^Nprescaler. Timers can either increment on a clock or on each

edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24 MHz, 2 MHz or 32 kHz independent of the Sensor

Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or

periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as

well as for PWM output or waveform generation.

• Radio Timer

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is

typically used as the timing base in wireless network communication using the 32-bit timing word as the

network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device

radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running

when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in

the radio APIs and should only be used when running the accurate 48 MHz high frequency crystal is the

source of SCLK_HF.

• Watchdog timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is

typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the

system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock

rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and

when a debugger halts the device.

Submit Document Feedback

53

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

9.8 Serial Peripherals and I/O

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous

serial interfaces. The SSIs support both SPI master and slave up to 4 MHz. The SSI modules support

configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baud-

rate generation up to a maximum of 3 Mbps.

The I²S interface is used to handle digital audio and can also be used to interface pulse-density modulation

microphones (PDM).

The I²C interface is also used to communicate with devices compatible with the I²C standard. The I²C interface

can handle 100 kHz and 400 kHz operation, and can serve as both master and slave.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals

to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a

programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge

(configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs

have high-drive capabilities, which are marked in bold in 节 7. All digital peripherals can be connected to any

digital pin on the device.

For more information, see the CC13x2, CC26x2 SimpleLink™ Wireless MCU Technical Reference Manual.

9.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2652RB device. The battery and

temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and

respond to changes in environmental conditions as needed. The module contains window comparators to

interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can

also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

9.10 µDMA

The device includes a direct memory access (µDMA) controller. The µDMA controller provides a way to offload

data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available

bus bandwidth. The µDMA controller can perform a transfer between memory and peripherals. The µDMA

controller has dedicated channels for each supported on-chip module and can be programmed to automatically

perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

• Highly flexible and configurable channel operation of up to 32 channels

• Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and

peripheral-to-peripheral

• Data sizes of 8, 16, and 32 bits

• Ping-pong mode for continuous streaming of data

9.11 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface.

The device boots by default into cJTAG mode and must be reconfigured to use 4-pin JTAG.

54

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

9.12 Power Management

To minimize power consumption, the CC2652RB supports a number of power modes and power management

features (see 表9-1).

表9-1. Power Modes

SOFTWARE CONFIGURABLE POWER MODES

RESET PIN

HELD

MODE

ACTIVE

Active

On

IDLE

Off

STANDBY

Off

SHUTDOWN

CPU

Off

No

Off

No

Flash

Available

On

Off

SRAM

On

Retention

Duty Cycled

Partial

Full

Supply System

Register and CPU retention

SRAM retention

On

Full

48 MHz high-speed clock

(SCLK_HF)

BAW or

RCOSC_HF

BAW or

RCOSC_HF

Off

2 MHz medium-speed clock

(SCLK_MF)

RCOSC_MF

Available

32 kHz low-speed clock

(SCLK_LF)

XOSC_LF or

RCOSC_LF

XOSC_LF or

RCOSC_LF

XOSC_LF or

RCOSC_LF

Peripherals

Available

On

Available

On

Off

Available

On

Off

On

Off

Sensor Controller

Wake-up on RTC

Off

Wake-up on pin edge

Wake-up on reset pin

Brownout detector (BOD)

Power-on reset (POR)

Watchdog timer (WDT)

Available

On

Duty Cycled

On

Off

On

Off

Available

Paused

Off

In Active mode, the application system CPU is actively executing code. Active mode provides normal operation

of the processor and all of the peripherals that are currently enabled. The system clock can be any available

clock source (see 表9-1).

In Idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked

and no code is executed. Any interrupt event brings the processor back into active mode.

In Standby mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor

Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need

to be reconfigured when waking up again, and the CPU continues execution from where it went into standby

mode. All GPIOs are latched in standby mode.

In Shutdown mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the

I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin

defined as a wake from shutdown pin wakes up the device and functions as a reset trigger. The CPU can

differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status

register. The only state retained in this mode is the latched I/O state and the flash memory contents.

Submit Document Feedback

55

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller

independently of the system CPU. This means that the system CPU does not have to wake up, for example to

perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would

otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller,

control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be

controlled by the system CPU.

备注

The power, RF and clock management for the CC2652RB device require specific configuration and

handling by software for optimized performance. This configuration and handling is implemented in the

TI-provided drivers that are part of the CC2652RB software development kit (SDK). Therefore, TI

highly recommends using this software framework for all application development on the device. The

complete SDK with TI-RTOS (optional), device drivers, and examples are offered free of charge in

source code.

9.13 Clock Systems

The CC2652RB device has several internal system clocks.

The 48 MHz SCLK_HF is used as the main system (MCU and peripherals) clock. This can be driven by the

internal 48 MHz RC Oscillator (RCOSC_HF), the internal BAW resonator, or an external 48 MHz crystal

(XOSC_HF). Radio operation requires either the internal BAW resonator or an external 48 MHz crystal.

SCLK_MF is an internal 2 MHz clock that is used by the Sensor Controller in low-power mode and also for

internal power management circuitry. The SCLK_MF clock is always driven by the internal 2 MHz RC Oscillator

(RCOSC_MF).

The BAW oscillator clock frequency is actively compensated by the modem internal firmware to ensure

frequency stability over temperature, voltage and device lifetime. Every time the PLL is tuned (wakeup of radio

from idle/standby or tuned to a difference frequency) the modem firmware considers the BAW device

characteristics stored on the device along with current temperature and voltage conditions and configures the

PLL to compensate accordingly. The RF frequency accuracy around the desired center frequency is +/-40ppm

across temperature.

SCLK_LF is the 32.768 kHz internal low-frequency system clock. It can be used by the Sensor Controller for

ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after

Standby power mode. SCLK_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC_LF), a 32.768

kHz watch-type crystal, the internal BAW resonator, an external 48 MHz crystal, or a clock input on any digital

IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK_LF signal to other

devices, thereby reducing the overall system cost.

9.14 Network Processor

Depending on the product configuration, the CC2652RB device can function as a wireless network processor

(WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as

a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case,

the application must be written according to the application framework supplied with the wireless protocol stack.

56

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

10 Application, Implementation, and Layout

备注

以下应用部分中的信息不属于TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定

器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

For general design guidelines and hardware configuration guidelines, refer to the CC13xx/CC26xx Hardware

Configuration and PCB Design Considerations Application Report.

10.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC2652RB

device.

Special attention must be paid to RF component placement, decoupling capacitors and DCDC regulator

components, as well as ground connections for all of these.

Integrated matched filter-balun devices can be used both at sub-1 GHz frequencies and at 2.4 GHz for the low-

power RF outputs. Refer to the "Integrated Passive Component" section in CC13xx/CC26xx Hardware

Configuration and PCB Design Considerations for further information.

CC26x2RBEM-7ID Design Files

The CC26x2RBEM-7ID reference design provides schematic, layout and

production files for the characterization board used for deriving the

performance number found in this document.

CC2652RB LaunchPad™

Development Kit Design Files

The CC2652RB LaunchPad Design Files contain detailed schematics and

layouts to build application specific boards using the CC2652RB device.

Sub-1 GHz and 2.4 GHz

The antenna kit allows real-life testing to identify the optimal antenna for your

Antenna Kit for LaunchPad application. The antenna kit includes 16 antennas for frequencies from 169 MHz

™ Development Kit and

SensorTag

to 2.4 GHz, including:

• PCB antennas

• Helical antennas

• Chip antennas

• Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad

development kits and SensorTags.

Submit Document Feedback

57

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device,

generate code, and develop solutions are listed as follows.

11.1 Tools and Software

The CC2652RB device is supported by a variety of software and hardware development tools.

Development Kit

CC2652RB

LaunchPad™

Development Kit

The CC2652RB LaunchPad^™Development Kit enables development of high-performance

wireless applications that benefit from low-power operation. The kit features the CC2652RB

SimpleLink Wireless MCU, which allows you to quickly evaluate and prototype 2.4-GHz

wireless Bluetooth 5 Low Energy, Zigbee and Thread, plus combinations of these. The kit

works with the LaunchPad ecosystem, easily enabling additional functionality like sensors,

display and more. The built-in EnergyTrace^™software is an energy-based code analysis tool

that measures and displays the application’s energy profile and helps to optimize it for

ultra-low-power consumption. See 表 6-1 for guidance in selecting the correct device for

single-protocol products.

Software

SimpleLink™ CC13x2

and CC26x2 Software

Development Kit

The SimpleLink CC13x2 and CC26x2 Software Development Kit (SDK) provides a

complete package for the development of Bluetooth-based applications for the

CC2652RB wireless MCU. The SimpleLink CC13x2 and CC26x2 SDK is part of TI’s

SimpleLink MCU platform, offering a single development environment that delivers

flexible hardware, software and tool options for customers developing wired and

wireless applications. For more information about the SimpleLink MCU Platform, visit

https://www.ti.com/simplelink.

58

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Development Tools

Code Composer

Studio^™

Integrated

Development

Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's

Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a

suite of tools used to develop and debug embedded applications. It includes an optimizing

C/C++ compiler, source code editor, project build environment, debugger, profiler, and many

other features. The intuitive IDE provides a single user interface taking you through each

step of the application development flow. Familiar tools and interfaces allow users to get

started faster than ever before. Code Composer Studio combines the advantages of the

Eclipse^®software framework with advanced embedded debug capabilities from TI resulting

in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace^™

software (application energy usage profiling). A real-time object viewer plugin is available for

TI-RTOS, part of the SimpleLink SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS

debuggers included on a LaunchPad Development Kit.

Code Composer

Studio™ Cloud

IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and

build CCS and Energia™ projects. After you have successfully built your project, you can

download and run on your connected LaunchPad. Basic debugging, including features like

setting breakpoints and viewing variable values is now supported with CCS Cloud.

IAR Embedded

Workbench^®for

Arm^®

IAR Embedded Workbench^®is a set of development tools for building and debugging

embedded system applications using assembler, C and C++. It provides a completely

integrated development environment that includes a project manager, editor, and build tools.

IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support,

including XDS110, IAR I-jet^™and Segger J-Link^™. A real-time object viewer plugin is

available for TI-RTOS, part of the SimpleLink SDK. IAR is also supported out-of-the-box on

most software examples provided as part of the SimpleLink SDK.

A 30-day evaluation or a 32 KB size-limited version is available through iar.com.

SmartRF™ Studio

SmartRF™ Studio is a Windows^®application that can be used to evaluate and configure

SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of

RF systems to easily evaluate the radio at an early stage in the design process. It is

especially useful for generation of configuration register values and for practical testing and

debugging of the RF system. SmartRF Studio can be used either as a standalone

application or together with applicable evaluation boards or debug probes for the RF device.

Features of the SmartRF Studio include:

• Link tests - send and receive packets between nodes

• Antenna and radiation tests - set the radio in continuous wave TX and RX states

• Export radio configuration code for use with the TI SimpleLink SDK RF driver

• Custom GPIO configuration for signaling and control of external switches

Submit Document Feedback

59

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

Sensor Controller

Studio

Sensor Controller Studio is used to write, test and debug code for the Sensor Controller

peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C

source files that are compiled into the System CPU application. These source files also

contain the Sensor Controller binary image and allow the System CPU application to control

and exchange data with the Sensor Controller. Features of the Sensor Controller Studio

include:

• Ready-to-use examples for several common use cases

• Full toolchain with built-in compiler and assembler for programming in a C-like

programming language

• Provides rapid development by using the integrated sensor controller task testing and

debugging functionality, including visualization of sensor data and verification of

algorithms

CCS UniFlash

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs.

UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free

of charge.

11.1.1 SimpleLink™ Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired

and wireless Arm^®MCUs (System-on-Chip) in a single software development environment. Delivering flexible

hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software

development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

11.2 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate

to the device product folder on ti.com/product/CC2652RB. In the upper right corner, click on Alert me to register

and receive a weekly digest of any product information that has changed. For change details, review the revision

history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as

follows.

TI Resource Explorer

Software examples, libraries, executables, and documentation are available for your

device and development board.

Errata

CC2652RB Silicon

Errata

The silicon errata describes the known exceptions to the functional specifications for

each silicon revision of the device and description on how to recognize a device

revision.

Application Reports

All application reports for the CC2652RB device are found on the device product folder at: ti.com/product/

CC2652RB/technicaldocuments.

Technical Reference Manual (TRM)

CC13x2, CC26x2 SimpleLink™ Wireless

MCU TRM

The TRM provides a detailed description of all modules and

peripherals available in the device family.

60

Submit Document Feedback

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

11.3 支持资源

TI E2E^™支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解

答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅

TI 的《使用条款》。

11.4 Trademarks

SimpleLink^™, SmartRF^™, LaunchPad^™, EnergyTrace^™, Code Composer Studio^™, and TI E2E^™are trademarks

of Texas Instruments.

I-jet^™is a trademark of IAR Systems AB.

J-Link^™is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm^®, Cortex^®, and Arm Thumb^®are registered trademarks of Arm Limited (or its subsidiaries).

CoreMark^®is a registered trademark of Embedded Microprocessor Benchmark Consortium.

Bluetooth^®is a registered trademark of Bluetooth SIG Inc.

Zigbee^®is a registered trademark of Zigbee Alliance Inc.

Wi-Fi^®is a registered trademark of Wi-Fi Alliance.

Eclipse^®is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench^®is a registered trademark of IAR Systems AB.

Windows^®is a registered trademark of Microsoft Corporation.

所有商标均为其各自所有者的财产。

11.5 静电放电警告

静电放电(ESD) 会损坏这个集成电路。德州仪器(TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理

和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参

数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

Submit Document Feedback

61

Product Folder Links: CC2652RB

CC2652RB

www.ti.com.cn

ZHCSJF3D –FEBRUARY 2019 –REVISED FEBRUARY 2021

12 Mechanical, Packaging, and Orderable Information

12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most

current data available for the designated devices. This data is subject to change without notice and revision of

this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

62

Submit Document Feedback

Product Folder Links: CC2652RB

GENERIC PACKAGE VIEW

RGZ 48

7 x 7, 0.5 mm pitch

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD

Images above are just a representation of the package family, actual package may vary.

Refer to the product data sheet for package details.

4224671/A

www.ti.com

PACKAGE OUTLINE

VQFN - 1 mm max height

RGZ0048A

PLASTIC QUADFLAT PACK- NO LEAD

A

7.1

6.9

B

(0.1) TYP

7.1

6.9

SIDE WALL DETAIL

OPTIONAL METAL THICKNESS

PIN 1 INDEX AREA

(0.45) TYP

CHAMFERED LEAD

CORNER LEAD OPTION

1 MAX

C

SEATING PLANE

0.08 C

0.05

0.00

2X 5.5

5.15±0.1

(0.2) TYP

13

24

44X 0.5

12

25

SEE SIDE WALL

DETAIL

SYMM

2X

5.5

1

36

0.30

0.18

PIN1 ID

(OPTIONAL)

48X

48

37

SYMM

0.1

C A B

C

0.5

0.3

48X

0.05

SEE LEAD OPTION

4219044/D 02/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

www.ti.com

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

RGZ0048A

PLASTIC QUADFLAT PACK- NO LEAD

2X (6.8)

5.15)

SYMM

(

48X (0.6)

37

48

48X (0.24)

44X (0.5)

1

36

SYMM

2X

(5.5)

(6.8)

2X

(1.26)

2X

(1.065)

(R0.05)

TYP

25

12

21X (Ø0.2) VIA

TYP

24

13

2X (1.065)

2X (1.26)

2X (5.5)

LAND PATTERN EXAMPLE

SCALE: 15X

SOLDER MASK

OPENING

0.07 MIN

ALL AROUND

0.07 MAX

ALL AROUND

EXPOSED METAL

METAL

SOLDER MASK

OPENING

METAL UNDER

SOLDER MASK

NON SOLDER MASK

DEFINED

(PREFERRED)

SOLDER MASK

DEFINED

SOLDER MASK DETAILS

4219044/D 02/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

RGZ0048A

PLASTIC QUADFLAT PACK- NO LEAD

2X (6.8)

SYMM

(

1.06)

37

48X (0.6)

48

48X (0.24)

44X (0.5)

1

36

SYMM

2X

(5.5)

(6.8)

2X

(0.63)

2X

(1.26)

(R0.05)

TYP

25

12

24

13

2X

(1.26)

2X (0.63)

2X (5.5)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD

67% PRINTED COVERAGE BY AREA

SCALE: 15X

4219044/D 02/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations.

www.ti.com

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，

不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担

保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验

证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。

您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成

本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改

TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265


型号：	CC2652RB1FRGZR
厂家：	TEXAS INSTRUMENTS
描述：	具有无晶振 BAW 谐振器的 SimpleLink™ 32 位 Arm Cortex-M4F 多协议 2.4GHz 无线 MCU \| RGZ \| 48 \| -40 to 85 无线谐振器
文件：	总70页 (文件大小：2738K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

CC2652RB1FRGZR [TI]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E