CD54HC191H [TI]

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, UUC16, DIE;
CD54HC191H
型号: CD54HC191H
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, UUC16, DIE

文件: 总32页 (文件大小:1019K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢄ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
CD54HC190, 191; CD54HCT191 . . . F PACKAGE  
CD74HC190 . . . E, NS, OR PW PACKAGE  
CD74HC191, CD74HCT191 . . . E OR M PACKAGE  
(TOP VIEW)  
D
D
D
D
D
D
D
D
D
2-V to 6-V V  
Operation (’HC190, 191)  
CC  
4.5-V to 5.5-V V  
Operation (’HCT191)  
CC  
Wide Operating Temperature Range of  
−55°C to 125°C  
Synchronous Counting and Asynchronous  
Loading  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
B
V
A
CC  
Q
Q
B
A
CLK  
RCO  
MAX/MIN  
LOAD  
C
Two Outputs for n-Bit Cascading  
CTEN  
D/U  
Look-Ahead Carry for High-Speed Counting  
Q
Balanced Propagation Delays and  
Transition Times  
C
Q
D
GND  
D
Standard Outputs Drive Up To 15 LS-TTL  
Loads  
Significant Power Reduction Compared to  
LS-TTL Logic ICs  
description/ordering information  
The CD54/74HC190 are asynchronously presettable BCD decade counters, whereas the CD54/74HC191 and  
CD54/74HCT191 are asynchronously presettable binary counters.  
Presetting the counter to the number on preset data inputs (A−D) is accomplished by a low asynchronous  
parallel load (LOAD) input. Counting occurs when LOAD is high, count enable (CTEN) is low, and the down/up  
(D/U) input is either high for down counting or low for up counting. The counter is decremented or incremented  
synchronously with the low-to-high transition of the clock.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
CD74HC190E  
CD74HC190E  
CD74HC191E  
CD74HCT191E  
CD74HC191E  
PDIP − E  
SOIC − M  
Tube of 25  
CD74HCT191E  
CD74HC191M  
Tube of 40  
Reel of 2500  
Reel of 250  
Tube of 40  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
CD74HC191M96  
CD74HC191MT  
CD74HCT191M  
CD74HC190NSR  
CD74HC190PW  
CD74HC190PWR  
CD74HC190PWT  
CD54HC190F3A  
CD54HC191F3A  
HC191M  
HCT191M  
HC190M  
−55°C to 125°C  
SOP − NS  
TSSOP − PW  
HJ190  
CD54HC190F3A  
CD54HC191F3A  
CD54HCT191F3A  
CDIP − F  
Tube of 25  
CD54HCT191F3A  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢏ ꢚ ꢥ ꢝ ꢜꢨ ꢣꢢ ꢠꢡ ꢢꢜ ꢞꢥ ꢧꢙ ꢟꢚ ꢠ ꢠꢜ ꢖꢕ ꢗꢯ ꢑꢎ ꢰ ꢯꢱꢲꢂ ꢱꢂꢈ ꢟꢧꢧ ꢥꢟ ꢝ ꢟ ꢞꢤ ꢠꢤꢝ ꢡ ꢟ ꢝ ꢤ ꢠꢤ ꢡꢠꢤ ꢨ  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢣ ꢚꢧ ꢤꢡꢡ ꢜ ꢠꢪꢤ ꢝ ꢬꢙ ꢡꢤ ꢚ ꢜꢠꢤ ꢨꢩ ꢏ ꢚ ꢟꢧ ꢧ ꢜ ꢠꢪꢤ ꢝ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢡ ꢈ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢙꢜ ꢚ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
description/ordering information (continued)  
When an overflow or underflow of the counter occurs, the MAX/MIN output, which is low during counting, goes  
high and remains high for one clock cycle. This output can be used for look-ahead carry in high-speed cascading  
(see Figure 1). The MAX/MIN output also initiates the ripple clock (RCO) output, which normally is high, goes  
low, and remains low for the low-level portion of the clock pulse. These counters can be cascaded using RCO  
(see Figure 2).  
If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it returns to  
the normal sequence in one or two counts, as shown in the state diagrams (see Figure 3).  
FUNCTION TABLE  
INPUTS  
FUNCTION  
CTEN  
D/U  
CLK  
LOAD  
H
L
L
Count up  
H
L
L
X
H
H
X
X
Count down  
X
X
Asynchronous preset  
No change  
H
D/U or CTEN should be changed only when clock is high.  
X = Don’t care  
Low-to-high clock transition  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁꢂ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ ꢈ ꢀꢁꢉ ꢃꢄ ꢀꢊ ꢅꢆ  
ꢌꢍ  
ꢐꢑ  
ꢔꢎ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC190 logic diagram  
A
B
15  
1
14  
b
c
CLK  
5
D/U  
11  
d
e
LOAD  
f
g
h
i
LOAD  
DATA  
LOAD  
DATA  
j
T
T
Q
Q
CLKQ  
FF0  
CLKQ  
FF1  
k
l
m
n
o
4
p
CTEN  
3
2
Q
Q
B
A
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC190 logic diagram (continued)  
D
C
9
10  
13  
12  
b
c
RCO  
d
e
MAX/MIN  
f
g
h
i
LOAD  
LOAD  
DATA  
DATA  
j
T
T
Q
Q
CLKQ  
FF2  
CLKQ  
FF3  
k
l
m
n
o
p
6
7
Q
Q
C
D
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢐꢑ  
ꢐꢍ  
ꢕꢊ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC191, ’HCT191 logic diagram  
A
B
C
15  
1
10  
14  
b
CLK  
5
c
d
D/U  
11  
e
f
g
LOAD  
LOAD  
DATA  
LOAD  
DATA  
LOAD  
DATA  
h
T
Q
Q
T
T
Q
i
CLKQ  
CLK Q  
FF0  
CLKQ  
FF1  
FF2  
j
k
l
M
N
4
CTEN  
3
2
6
Q
Q
C
Q
B
A
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢍꢒ  
ꢀꢏ  
ꢍꢊ  
ꢎꢏ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC191, ’HCT191 logic diagram (continued)  
D
9
13  
12  
b
RCO  
c
d
e
MAX/MIN  
f
g
LOAD  
DATA  
h
i
T
Q
Q
CLK  
FF3  
j
k
l
m
n
7
Q
D
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢌꢍ  
ꢁꢏ  
ꢀꢏ  
ꢐꢍ  
ꢔꢎ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC190 and ’HC191/HCT191 flip-flop  
DATA  
LOAD  
LOAD  
n
p
LOAD  
LOAD  
CL  
p
CL  
Q
n
p
n
p
n
CK  
p
n
LOAD  
CLK  
Q
p
n
CLK  
CLK  
T
CLK  
CLK  
CLK  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢐꢍ  
ꢊꢔ  
ꢏꢁ  
ꢍꢊ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
typical load, count, and inhibit sequence for ’HC190  
The following sequence is illustrated below:  
1. Load (preset) to BCD 7  
2. Count up to 8, 9 (maximum), 0, 1, and 2  
3. Inhibit  
4. Count down to 1, 0 (minimum), 9, 8, and 7  
Parallel Load  
L
P0  
P1  
H
H
Preset  
Input  
Data  
P2  
P3  
H
Clock  
Down/Up  
Clock Enable  
Q0  
L
L
H
H
L
Q1  
H
L
L
H
Q2  
L
Q3  
H
L
Terminal Count  
Ripple Clock  
7
8
9
0
1
2
2
2
1
0
9
8
7
Count Up  
Inhibit  
Count Down  
Load  
8
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁꢂ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ ꢈ ꢀꢁꢉ ꢃꢄ ꢀꢊ ꢅꢆ  
ꢏꢐ  
ꢐꢍ  
ꢕꢊ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
typical load, count, and inhibit sequence for ’HC191 and ’HCT191  
The following sequence is illustrated below:  
1. Load (preset) to binary 13  
2. Count up to 14, 15 (maximum), 0, 1, and 2  
3. Inhibit  
4. Count down to 1, 0 (minimum), 15, 14, and 13  
LOAD  
A
B
Data  
Inputs  
C
D
CLK  
D/U  
CTEN  
H
Q
A
L
H
L
Q
Q
Q
B
C
D
Data  
Outputs  
MAX/MIN  
RCO  
H
0
L
13  
14  
15  
0
1
2
2
2
1
15  
14  
13  
Count Up  
Inhibit  
Count Down  
Load  
9
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
Direction  
Control  
Enable  
D/U  
CE  
D/U  
CE  
D/U  
CE  
CP  
TC  
CP  
TC  
CP  
TC  
Clock  
Figure 1. ’HC190 Synchronous n-Stage Counter With Parallel Gated Terminal Count  
Direction  
Control  
RC  
RC  
RC  
D/U  
CE  
CP  
D/U  
CE  
D/U  
CE  
Enable  
CP  
CP  
Clock  
Figure 2. ’HC191, ’HCT191 Synchronous n-Stage Counter With Parallel Gated Terminal Count  
0
1
2
3
4
5
6
7
8
0
1
2
3
4
5
6
7
8
15  
14  
13  
15  
14  
13  
12  
11  
10  
9
12  
11  
10  
9
Count Down  
Count Up  
NOTE: Illegal states in BCD counters corrected in one count  
NOTE: Illegal states in BCD counters corrected in one or two counts  
Figure 3. ’HC190 State Diagram  
10  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢌꢍ  
ꢐꢑ  
ꢀꢏ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
I
Input clamp current, I (V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
IK  
I
CC  
Output clamp current, I  
(V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
OK  
O O CC  
Continuous output drain current per output, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 mA  
Continuous output source or sink current per output, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . 25 mA  
Continuous current through V  
O
O
CC  
O
O
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
CC  
Package thermal impedance, θ (see Note 2): E package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W  
JA  
M package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
recommended operating conditions for ’HC190 and ’HC191 (see Note 3)  
T
= −55°C  
T = −40°C  
A
TO 85°C  
A
T
A
= 25°C  
TO 125°C  
UNIT  
MIN  
2
MAX  
MIN  
2
MAX  
MIN  
2
MAX  
V
V
Supply voltage  
6
6
6
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
1.5  
3.15  
4.2  
1.5  
3.15  
4.2  
1.5  
3.15  
4.2  
= 4.5 V  
= 6 V  
High-level input voltage  
V
V
IH  
= 2 V  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
= 4.5 V  
= 6 V  
V
IL  
Low-level input voltage  
V
V
Input voltage  
0
0
V
V
0
0
V
0
0
V
V
V
V
I
CC  
CC  
CC  
Output voltage  
V
CC  
O
CC  
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
1000  
500  
1000  
500  
1000  
500  
t
t
Input transition (rise and fall) time  
= 4.5 V  
= 6 V  
ns  
400  
400  
400  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
recommended operating conditions for ’HCT191 (see Note 4)  
T
= −55°C  
T = −40°C  
A
TO 85°C  
A
T
A
= 25°C  
TO 125°C  
UNIT  
MIN  
4.5  
2
MAX  
MIN  
4.5  
2
MAX  
MIN  
4.5  
2
MAX  
V
V
V
V
V
Supply voltage  
5.5  
5.5  
5.5  
V
V
CC  
IH  
IL  
I
High-level input voltage  
Low-level input voltage  
Input voltage  
0.8  
0.8  
0.8  
V
V
V
V
V
V
V
V
CC  
CC  
CC  
Output voltage  
V
O
CC  
CC  
CC  
t
t
Input transition (rise and fall) time  
500  
500  
500  
ns  
NOTE 4: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
11  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC190, ’HC191  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= −55°C  
T = −40°C  
A
TO 85°C  
A
T
A
= 25°C  
TO 125°C  
PARAMETER  
TEST CONDITIONS  
V
CC  
UNIT  
MIN  
1.9  
MAX  
MIN  
1.9  
4.4  
5.9  
3.7  
5.2  
MAX  
MIN  
1.9  
MAX  
2 V  
4.5 V  
6 V  
4.4  
4.4  
I
= −20 µA  
OH  
5.9  
5.9  
V
V
V = V or V  
IH  
V
OH  
I
IL  
I
I
= −4 mA  
4.5 V  
6 V  
3.98  
5.48  
3.84  
5.34  
OH  
= −5.2 mA  
OH  
2 V  
0.1  
0.1  
0.1  
0.26  
0.26  
0.1  
8
0.1  
0.1  
0.1  
0.4  
0.4  
1
0.1  
0.1  
0.1  
0.33  
0.33  
1
4.5 V  
6 V  
I
= 20 µA  
OL  
V = V or V  
V
OL  
I
IH  
IL  
I
I
= 4 mA  
4.5 V  
6 V  
OL  
= 5.2 mA  
OL  
I
I
V = V  
or 0  
6 V  
µA  
µA  
pF  
I
I
CC  
V = V  
or 0,  
I
O
= 0  
6 V  
160  
10  
80  
CC  
I
CC  
C
10  
10  
i
’HCT191  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= −55°C  
T = −40°C  
A
TO 85°C  
A
T
A
= 25°C  
TO 125°C  
PARAMETER  
TEST CONDITIONS  
V
CC  
UNIT  
MIN  
4.4  
TYP  
MAX  
MIN  
4.4  
MAX  
MIN  
4.4  
MAX  
I
I
I
I
= −20 µA  
= −4 mA  
= 20 µA  
= 4 mA  
OH  
OH  
OL  
OL  
V
V
V = V or V  
IH  
4.5 V  
4.5 V  
V
V
OH  
I
IL  
3.98  
3.7  
3.84  
0.1  
0.26  
0.1  
8
0.1  
0.4  
1
0.1  
0.33  
1
V = V or V  
OL  
I
IH  
IL  
I
I
V = V  
to GND  
or 0,  
5.5 V  
5.5 V  
µA  
µA  
I
I
CC  
V = V  
I
O
= 0  
160  
80  
CC  
I
CC  
One input at V  
Other inputs at 0 or V  
CC  
− 2.1 V,  
CC  
4.5 V to 5.5 V  
100  
360  
10  
490  
10  
450  
10  
µA  
I  
CC  
C
pF  
i
Additional quiescent supply current per input pin, TTL inputs high, 1 unit load  
HCT INPUT LOADING TABLE  
INPUTS  
A-D  
UNIT LOADS  
0.4  
1.5  
1.5  
1.2  
1.5  
CLK  
LOAD  
D/U  
CTEN  
Unit load is nI  
CC  
limit specified in electrical  
characteristics table, (e.g., 360 µA max at 25°C).  
12  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁꢂ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ ꢈ ꢀꢁꢉ ꢃꢄ ꢀꢊ ꢅꢆ  
ꢏꢐ  
ꢔꢎ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC190, ’HC191 timing requirements over recommended operating free-air temperature range  
(unless otherwise noted) (see Figure 4)  
T
= −55°C  
T = −40°C  
A
TO 85°C  
A
T
A
= 25°C  
TO 125°C  
V
CC  
UNIT  
MIN  
MAX  
6
MIN  
MAX  
MIN  
MAX  
5
2 V  
4.5 V  
6 V  
4
20  
23  
30  
25  
f
Clock frequency  
MHz  
clock  
35  
29  
2 V  
80  
16  
14  
100  
20  
17  
60  
12  
10  
60  
12  
10  
90  
18  
15  
2
120  
24  
20  
150  
30  
26  
90  
18  
15  
90  
18  
15  
135  
27  
23  
2
100  
20  
17  
125  
25  
21  
75  
15  
13  
75  
15  
13  
115  
23  
20  
2
4.5 V  
6 V  
LOAD low  
t
w
Pulse duration  
ns  
2 V  
4.5 V  
6 V  
CLK high or low  
Data before LOAD↑  
CTEN before CLK↑  
D/U before CLK↑  
Data before LOAD↑  
2 V  
4.5 V  
6 V  
2 V  
4.5 V  
6 V  
t
su  
Setup time  
ns  
2 V  
4.5 V  
6 V  
2 V  
4.5 V  
6 V  
2
2
2
2
2
2
2 V  
2
2
2
t
h
Hold time  
CTEN before CLK↑  
4.5 V  
6 V  
2
2
2
ns  
2
2
2
2 V  
0
0
0
D/U before CLK↑  
4.5 V  
6 V  
0
0
0
0
0
0
2 V  
60  
12  
10  
90  
18  
15  
75  
15  
13  
4.5 V  
6 V  
t
Recovery time  
LOAD inactive before CLK↑  
ns  
rec  
Applies to noncascaded operation only. With cascaded counters, clock-to-terminal count propagation delays, CTEN-to-clock setup times, and  
CTEN-to-clock hold times determine maximum clock frequency. For example, with these HC devices:  
1
1
(
)
fmax CLK +  
+
[ 18 MHz  
42 ) 12 ) 2  
CLK-to-MAXńMIN propagation delay ) CTEN-to-CLK setup time ) CTEN-to-CLK hold time  
13  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HC190, ’HC191  
switching characteristics over recommended operating free-air temperature range (unless  
otherwise noted) (see Figure 4)  
T
= −55°C  
T = −40°C  
A
A
T
A
= 25°C  
FROM  
(INPUT)  
TO  
LOAD  
TO 125°C  
TO 85°C  
PARAMETER  
V
UNIT  
CC  
(OUTPUT) CAPACITANCE  
MIN  
6
TYP  
MAX  
MIN  
4
MAX  
MIN  
5
MAX  
2 V  
4.5 V  
6 V  
30  
35  
20  
23  
25  
29  
f
t
t
MHz  
max  
pd  
t
2 V  
195  
39  
295  
59  
245  
49  
4.5 V  
6 V  
C
C
= 50 pF  
= 15 pF  
L
L
LOAD  
Q
Q
33  
50  
42  
5 V  
16  
14  
14  
10  
18  
12  
13  
10  
2 V  
175  
35  
265  
53  
220  
44  
4.5 V  
6 V  
C
= 50 pF  
= 15 pF  
A, B, C,  
or D  
L
30  
45  
37  
C
5 V  
L
2 V  
170  
34  
255  
51  
215  
43  
4.5 V  
6 V  
C
C
= 50 pF  
= 15 pF  
L
L
CLK  
CLK  
CLK  
D/U  
Q
29  
43  
37  
5 V  
2 V  
125  
25  
190  
38  
155  
31  
4.5 V  
6 V  
C
C
= 50 pF  
= 15 pF  
L
L
RCO  
MAX/MIN  
RCO  
MAX/MIN  
21  
32  
26  
5 V  
ns  
2 V  
210  
42  
315  
63  
265  
53  
4.5 V  
6 V  
C
C
= 50 pF  
= 15 pF  
L
L
36  
54  
45  
5 V  
2 V  
150  
30  
225  
45  
190  
38  
4.5 V  
6 V  
C
C
= 50 pF  
= 15 pF  
L
L
26  
38  
33  
5 V  
2 V  
165  
33  
250  
50  
205  
41  
4.5 V  
6 V  
C
C
= 50 pF  
= 15 pF  
L
L
D/U  
28  
43  
35  
5 V  
2 V  
125  
25  
190  
38  
155  
31  
4.5 V  
6 V  
C
C
C
= 50 pF  
= 15 pF  
= 50 pF  
L
L
L
CTEN  
RCO  
Any  
21  
32  
26  
5 V  
2 V  
75  
15  
13  
110  
22  
95  
19  
16  
4.5 V  
6 V  
ns  
19  
14  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢌꢍ  
ꢀꢄ  
ꢏꢍ  
ꢏꢐ  
ꢐꢑ  
ꢀꢏ  
ꢐꢍ  
ꢔꢎ  
ꢕꢊ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
’HCT191  
timing requirements over recommended operating free-air temperature range V  
otherwise noted) (see Figure 5)  
= 4.5 V (unless  
CC  
T
= −55°C  
T
= −40°C  
TO 85°C  
A
A
T
A
= 25°C  
TO 125°C  
UNIT  
MIN  
MAX  
MIN  
MAX  
20  
MIN  
MAX  
f
t
Clock frequency  
Pulse duration  
30  
25  
MHz  
ns  
clock  
LOAD low  
16  
20  
12  
12  
18  
2
24  
30  
18  
18  
27  
2
20  
25  
15  
15  
23  
2
w
CLK high or low  
Data before LOAD↑  
CTEN before CLK↑  
D/U before CLK↑  
Data before LOAD↑  
CTEN before CLK↑  
D/U before CLK↑  
t
su  
Setup time  
ns  
t
t
Hold time  
2
2
2
ns  
ns  
h
0
0
0
Recovery time  
LOAD inactive before CLK↑  
12  
18  
15  
rec  
’HCT191  
switching characteristics over recommended operating free-air temperature range (unless  
otherwise noted) (see Figure 5)  
T
= −55°C  
T = −40°C  
A
A
T
A
= 25°C  
FROM  
(INPUT)  
TO  
LOAD  
TO 125°C  
TO 85°C  
PARAMETER  
V
CC  
UNIT  
(OUTPUT) CAPACITANCE  
MIN  
TYP  
MAX  
40  
38  
35  
27  
42  
30  
38  
27  
15  
MIN  
MAX  
MIN  
MAX  
50  
48  
44  
34  
53  
38  
48  
34  
19  
f
4.5 V  
4.5 V  
5 V  
30  
20  
25  
MHz  
max  
C
C
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
= 15 pF  
= 50 pF  
60  
57  
53  
41  
63  
45  
57  
41  
22  
L
L
Q
Q
LOAD  
17  
16  
14  
11  
18  
12  
16  
11  
C
C
4.5 V  
5 V  
A, B, C,  
or D  
L
L
C
C
C
C
C
C
C
C
C
C
C
C
C
4.5 V  
5 V  
L
L
L
L
L
L
L
L
L
L
L
L
L
CLK  
CLK  
CLK  
D/U  
RCO  
Q
4.5 V  
5 V  
t
pd  
ns  
4.5 V  
5 V  
MAX/MIN  
RCO  
MAX/MIN  
4.5 V  
5 V  
4.5 V  
5 V  
D/U  
4.5 V  
5 V  
CTEN  
RCO  
Any  
t
t
4.5 V  
ns  
15  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
operating characteristics, V  
= 5 V, T = 25°C  
CC  
A
PARAMETER  
TYP  
59  
UNIT  
’HC190  
’HC191  
’HCT191  
C
Power dissipation capacitance  
55  
pF  
pd  
68  
16  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁꢂ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ ꢈ ꢀꢁꢉ ꢃꢄ ꢀꢊ ꢅꢆ  
ꢀꢄ  
ꢏꢍ  
ꢐꢑ  
ꢁꢏ  
ꢀꢏ  
ꢐꢍ  
ꢔꢎ  
ꢕꢊ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
PARAMETER MEASUREMENT INFORMATION − ’HC190, ’HC191  
V
CC  
PARAMETER  
S1  
S2  
t
Open  
Closed  
Open  
Closed  
Open  
PZH  
S1  
S2  
t
en  
Test  
t
t
t
PZL  
PHZ  
PLZ  
Point  
R
= 1 kΩ  
L
From Output  
Under Test  
Closed  
t
t
dis  
pd  
C
Closed  
Open  
Open  
Open  
L
(see Note A)  
or t  
t
t
w
LOAD CIRCUIT  
V
CC  
Input  
50% V  
50% V  
CC  
CC  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
V
CC  
Reference  
Input  
V
CC  
50% V  
CC  
LOAD  
Input  
50% V  
CC  
0 V  
0 V  
t
t
h
su  
t
rec  
V
CC  
CC  
0 V  
Data  
Input  
90%  
90%  
V
CC  
50%  
10%  
50% V  
10%  
50% V  
CC  
CC  
CLK  
t
t
f
0 V  
r
VOLTAGE WAVEFORMS  
RECOVERY TIME  
VOLTAGE WAVEFORMS  
SETUP AND HOLD AND INPUT RISE AND FALL TIMES  
V
CC  
V
CC  
Input  
50% V  
CC  
50% V  
Output  
Control  
50% V  
50% V  
CC  
CC  
0 V  
0 V  
t
t
PLH  
PHL  
90%  
t
t
PLZ  
PZL  
V
OH  
In-Phase  
Output  
90%  
V  
Output  
Waveform 1  
(see Note B)  
CC  
50%  
10%  
50% V  
10%  
CC  
50% V  
CC  
V
OL  
10%  
V
OL  
t
t
f
r
t
t
PHL  
90%  
PLH  
t
t
PZH  
PHZ  
V
V
OH  
90%  
Out-of-Phase  
Output  
50% V  
10%  
50%  
10%  
Output  
Waveform 2  
(see Note B)  
V
OH  
CC  
90%  
50% V  
CC  
OL  
t
f
t
0 V  
r
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES  
VOLTAGE WAVEFORMS  
OUTPUT ENABLE AND DISABLE TIMES  
NOTES: A. includes probe and test-fixture capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 , t = 6 ns, t = 6 ns.  
O
r
f
D. For clock inputs, f  
is measured with the input duty cycle at 50%.  
E. The outputs are measured one at a time with one input transition per measurement.  
max  
F.  
G.  
H.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
.
PLZ  
PZL  
PLH  
PHZ  
PZH  
PHL  
dis  
are the same as t  
en  
are the same as t .  
pd  
Figure 4. Load Circuit and Voltage Waveforms  
17  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢇ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢇ  
ꢀ ꢁꢂꢃ ꢄꢀ ꢅ ꢆꢅ ꢈ ꢀ ꢁꢉ ꢃ ꢄꢀ ꢅꢆ ꢅ ꢈ ꢀꢁ ꢂ ꢃꢄ ꢀꢊ ꢅꢆ ꢅ ꢈ ꢀꢁꢉ ꢃ ꢄꢀ ꢊꢅ ꢆ ꢅ  
ꢋ ꢌꢍꢀ ꢄ ꢎ ꢏꢍꢏꢐ ꢋ ꢐꢑ ꢒ ꢁꢏ ꢓ ꢍ ꢀꢏ ꢐꢍ ꢊꢔ ꢎꢋ ꢓ ꢕꢊ ꢄ ꢁꢏ ꢓ ꢍꢒꢐ ꢑ ꢖ ꢏꢁ ꢔ ꢀꢏ ꢍꢊ ꢎꢏ ꢗ  
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003  
PARAMETER MEASUREMENT INFORMATION − ’HCT191  
V
CC  
PARAMETER  
S1  
S2  
t
Open  
Closed  
Open  
Closed  
Open  
PZH  
S1  
S2  
Test  
Point  
t
en  
t
t
t
R
= 1 kΩ  
PZL  
PHZ  
PLZ  
L
From Output  
Under Test  
Closed  
t
t
dis  
pd  
C
L
Closed  
Open  
Open  
Open  
(see Note A)  
or t  
t
t
w
LOAD CIRCUIT  
V
CC  
Input  
50% V  
50% V  
CC  
CC  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
V
CC  
Reference  
Input  
V
CC  
50% V  
CC  
LOAD  
Input  
50% V  
CC  
0 V  
0 V  
t
t
h
su  
t
rec  
V
CC  
CC  
0 V  
Data  
Input  
90%  
90%  
V
CC  
50%  
10%  
50% V  
10%  
50% V  
CC  
CC  
CLK  
t
t
f
0 V  
r
VOLTAGE WAVEFORMS  
RECOVERY TIME  
VOLTAGE WAVEFORMS  
SETUP AND HOLD AND INPUT RISE AND FALL TIMES  
V
CC  
V
CC  
Input  
50% V  
CC  
50% V  
Output  
Control  
50% V  
50% V  
CC  
CC  
0 V  
0 V  
t
t
PLH  
PHL  
90%  
t
t
PLZ  
PZL  
V
OH  
In-Phase  
Output  
90%  
V  
Output  
Waveform 1  
(see Note B)  
CC  
50%  
10%  
50% V  
10%  
CC  
V
50% V  
CC  
10%  
OL  
V
OL  
t
t
f
r
t
t
PHL  
90%  
PLH  
t
t
PZH  
PHZ  
V
V
OH  
90%  
Out-of-Phase  
Output  
50% V  
10%  
50%  
10%  
Output  
Waveform 2  
(see Note B)  
V
OH  
CC  
90%  
50% V  
CC  
OL  
t
f
t
0 V  
r
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES  
VOLTAGE WAVEFORMS  
OUTPUT ENABLE AND DISABLE TIMES  
NOTES: A. includes probe and test-fixture capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 , t = 6 ns, t = 6 ns.  
O
r
f
D. For clock inputs, f  
is measured with the input duty cycle at 50%.  
E. The outputs are measured one at a time with one input transition per measurement.  
max  
F.  
G.  
H.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
.
PLZ  
PZL  
PLH  
PHZ  
PZH  
PHL  
dis  
are the same as t  
en  
are the same as t .  
pd  
Figure 5. Load Circuit and Voltage Waveforms  
18  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
25-Sep-2013  
PACKAGING INFORMATION  
Orderable Device  
5962-8867101EA  
5962-8994601EA  
CD54HC190F3A  
CD54HC191F3A  
CD54HCT191F3A  
CD74HC190E  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4/5)  
ACTIVE  
CDIP  
CDIP  
J
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
1
TBD  
TBD  
TBD  
TBD  
TBD  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
5962-8867101EA  
CD54HCT191F3A  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
J
1
1
A42  
5962-8994601EA  
CD54HC190F3A  
CDIP  
J
A42  
5962-8994601EA  
CD54HC190F3A  
CDIP  
J
1
A42  
5962-8689101EA  
CD54HC191F3A  
CDIP  
J
1
A42  
5962-8867101EA  
CD54HCT191F3A  
PDIP  
N
25  
Pb-Free  
(RoHS)  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CD74HC190E  
CD74HC190E  
HC190M  
HC190M  
HC190M  
HJ190  
CD74HC190EE4  
CD74HC190NSR  
CD74HC190NSRE4  
CD74HC190NSRG4  
CD74HC190PW  
PDIP  
N
25  
Pb-Free  
(RoHS)  
SO  
NS  
NS  
NS  
PW  
PW  
PW  
PW  
PW  
PW  
PW  
2000  
2000  
2000  
90  
Green (RoHS  
& no Sb/Br)  
SO  
Green (RoHS  
& no Sb/Br)  
SO  
Green (RoHS  
& no Sb/Br)  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
Green (RoHS  
& no Sb/Br)  
CD74HC190PWE4  
CD74HC190PWG4  
CD74HC190PWR  
CD74HC190PWRE4  
CD74HC190PWRG4  
CD74HC190PWT  
90  
Green (RoHS  
& no Sb/Br)  
HJ190  
90  
Green (RoHS  
& no Sb/Br)  
HJ190  
2000  
2000  
2000  
250  
Green (RoHS  
& no Sb/Br)  
HJ190  
Green (RoHS  
& no Sb/Br)  
HJ190  
Green (RoHS  
& no Sb/Br)  
HJ190  
Green (RoHS  
& no Sb/Br)  
HJ190  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
25-Sep-2013  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4/5)  
CD74HC190PWTE4  
CD74HC190PWTG4  
CD74HC191E  
ACTIVE  
TSSOP  
TSSOP  
PDIP  
PDIP  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
PDIP  
PDIP  
SOIC  
SOIC  
SOIC  
PW  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
250  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
N / A for Pkg Type  
HJ190  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
PW  
N
N
D
D
D
D
D
D
D
D
D
N
N
D
D
D
250  
25  
Green (RoHS  
& no Sb/Br)  
HJ190  
Pb-Free  
(RoHS)  
CD74HC191E  
CD74HC191E  
HC191M  
CD74HC191EE4  
CD74HC191M  
25  
Pb-Free  
(RoHS)  
N / A for Pkg Type  
40  
Green (RoHS  
& no Sb/Br)  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
N / A for Pkg Type  
CD74HC191M96  
CD74HC191M96E4  
CD74HC191M96G4  
CD74HC191ME4  
CD74HC191MG4  
CD74HC191MT  
2500  
2500  
2500  
40  
Green (RoHS  
& no Sb/Br)  
HC191M  
Green (RoHS  
& no Sb/Br)  
HC191M  
Green (RoHS  
& no Sb/Br)  
HC191M  
Green (RoHS  
& no Sb/Br)  
HC191M  
40  
Green (RoHS  
& no Sb/Br)  
HC191M  
250  
250  
250  
25  
Green (RoHS  
& no Sb/Br)  
HC191M  
CD74HC191MTE4  
CD74HC191MTG4  
CD74HCT191E  
Green (RoHS  
& no Sb/Br)  
HC191M  
Green (RoHS  
& no Sb/Br)  
HC191M  
Pb-Free  
(RoHS)  
CD74HCT191E  
CD74HCT191E  
HCT191M  
HCT191M  
HCT191M  
CD74HCT191EE4  
CD74HCT191M  
25  
Pb-Free  
(RoHS)  
N / A for Pkg Type  
40  
Green (RoHS  
& no Sb/Br)  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
Level-1-260C-UNLIM  
CD74HCT191ME4  
CD74HCT191MG4  
40  
Green (RoHS  
& no Sb/Br)  
40  
Green (RoHS  
& no Sb/Br)  
Addendum-Page 2  
PACKAGE OPTION ADDENDUM  
www.ti.com  
25-Sep-2013  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
OTHER QUALIFIED VERSIONS OF CD54HC190, CD54HC191, CD54HCT191, CD74HC190, CD74HC191, CD74HCT191 :  
Catalog: CD74HC190, CD74HC191, CD74HCT191  
Military: CD54HC190, CD54HC191, CD54HCT191  
NOTE: Qualified Version Definitions:  
Addendum-Page 3  
PACKAGE OPTION ADDENDUM  
www.ti.com  
25-Sep-2013  
Catalog - TI's standard catalog product  
Military - QML certified for Military and Defense Applications  
Addendum-Page 4  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
14-Jul-2012  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
CD74HC190NSR  
CD74HC190PWR  
CD74HC190PWT  
CD74HC191M96  
SO  
NS  
PW  
PW  
D
16  
16  
16  
16  
2000  
2000  
250  
330.0  
330.0  
330.0  
330.0  
16.4  
12.4  
12.4  
16.4  
8.2  
6.9  
6.9  
6.5  
10.5  
5.6  
2.5  
1.6  
1.6  
2.1  
12.0  
8.0  
8.0  
8.0  
16.0  
12.0  
12.0  
16.0  
Q1  
Q1  
Q1  
Q1  
TSSOP  
TSSOP  
SOIC  
5.6  
2500  
10.3  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
14-Jul-2012  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
CD74HC190NSR  
CD74HC190PWR  
CD74HC190PWT  
CD74HC191M96  
SO  
NS  
PW  
PW  
D
16  
16  
16  
16  
2000  
2000  
250  
367.0  
367.0  
367.0  
333.2  
367.0  
367.0  
367.0  
345.9  
38.0  
35.0  
35.0  
28.6  
TSSOP  
TSSOP  
SOIC  
2500  
Pack Materials-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2013, Texas Instruments Incorporated  

相关型号:

CD54HC191H/3

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, UUC16
RENESAS

CD54HC191H/3A

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, UUC16
RENESAS

CD54HC191M

Logic IC
ETC

CD54HC192

High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters
TI

CD54HC192E

Logic IC
ETC

CD54HC192EN

Logic IC
ETC

CD54HC192F

CD54HC192F
RENESAS

CD54HC192F/3

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16
RENESAS

CD54HC192F3A

High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters
TI

CD54HC192H/3

Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS
RENESAS

CD54HC192H/3A

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, UUC16
RENESAS

CD54HC192M

Logic IC
ETC