CDC2510B_15 [TI]
3.3V Phase-Lock Loop Clock Driver;
| 型号： | CDC2510B_15 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 3.3V Phase-Lock Loop Clock Driver |
| 文件： | 总10页 (文件大小：148K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
PW PACKAGE
(TOP VIEW)
Designed to Meet PC SDRAM Registered
DIMM Specification
Spread Spectrum Clock Compatible
AGND
CLK
AV
1
24
23
22
21
20
19
18
17
16
Operating Frequency 25 MHz to 125 MHz
V
2
CC
CC
tPhase Error Minus Jitter at 66MHz to
100MHz is ±150ps
1Y0
1Y1
1Y2
GND
GND
1Y3
V
3
CC
1Y9
1Y8
GND
GND
1Y7
1Y6
4
5
Jitter (pk – pk) at 66 MHz to 100 MHz is
±80ps
6
7
Jitter (cyc – cyc) at 66 MHz to 100 MHz is
|100 ps|
8
1Y4
9
Available in Plastic 24-Pin TSSOP
V
10
11
12
15 1Y5
CC
G
Phase-Lock Loop Clock Distribution for
Synchronous DRAM Applications
V
14
13
CC
FBOUT
FBIN
Distributes One Clock Input to One Bank of
Ten Outputs
Separate Output Enable for Each Output
Bank
External Feedback (FBIN) Terminal Is Used
to Synchronize the Outputs to the Clock
Input
On-Chip Series Damping Resistors
No External RC Network Required
Operates at 3.3-V
description
The CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL
to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs. The CDC2510B operates at 3.3-V V . It also
CC
provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted
to 50 percent, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output
enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input
is low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2510B does not require external RC networks. The loop filter
for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2510B requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required, following power up and application
of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback
signals. The PLL can be bypassed for test purposes by strapping AV
to ground.
CC
The CDC2510B is characterized for operation from 0°C to 70°C.
For application information refer to application reports High Speed Distribution Design Techniques for
CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread
Spectrum Clocking (SSC) (literature number SCAA039).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
FUNCTION TABLE
INPUTS OUTPUTS
1Y
(0:9)
G
CLK
FBOUT
X
L
L
H
H
L
L
L
H
H
H
H
functional block diagram
11
G
3
4
5
8
9
1Y0
1Y1
1Y2
1Y3
1Y4
15
16
1Y5
1Y6
1Y7
1Y8
17
20
21
12
24
CLK
PLL
13
FBIN
1Y9
23
AV
CC
FBOUT
AVAILABLE OPTIONS
PACKAGE
T
A
SMALL OUTLINE
(PW)
0°C to 70°C
CDC2510BPWR
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
Terminal Functions
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
Clock input. CLK provides the clock signal to be distributed by the CDC2510B clock driver. CLK is
usedtoprovidethereferencesignaltotheintegratedPLLthatgeneratestheclockoutputsignals. CLK
must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is
powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock
the feedback signal to its reference signal.
CLK
24
I
Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to
FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is
nominally zero phase error between CLK and FBIN.
FBIN
G
13
11
12
I
Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are
disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same
frequency as CLK.
I
O
Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as
CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has
an integrated 25-Ω series-damping resistor.
FBOUT
1Y (0:9)
3, 4, 5, 8, 9
15, 16, 17, 20,
21
Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via
the G input. These outputs can be disabled to a logic-low state by deasserting the G control input.
Each output has an integrated 25-Ω series-damping resistor.
O
Analog power supply. AV
CC
provides the power reference for the analog circuitry. In addition, AV
CC
AV
CC
23
Power
can be used to bypass the PLL for test purposes. When AV
is strapped to ground, PLL is bypassed
CC
and CLK is buffered directly to the device outputs.
AGND
1
Ground Analog ground. AGND provides the ground reference for the analog circuitry.
Power Power supply
Ground Ground
V
CC
GND
2, 10, 14, 22
6, 7, 18, 19
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, AV
Supply voltage range, V , AV
Input voltage range, V (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6.5 V
Voltage range applied to any output in the high
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AV
< V
+0.7 V
CC
CC
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4.6 V
CC
CC
I
or low state, V (see Notes 2 and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
+ 0.5 V
O
CC
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 mA
IK
OK
I
Output clamp current, I
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
O O CC
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous current through each V
Maximum power dissipation at T = 55°C (in still air) (see Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.7 W
Storage temperature range, T
O
O
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA
CC
A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. AV
must not exceed V
.
CC
CC
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This value is limited to 4.6 V maximum.
4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
Formoreinformation, refertothePackageThermalConsiderationsapplicationnoteintheABTAdvancedBiCMOSTechnologyData
Book, literature number SCBD002.
recommended operating conditions (see Note 5)
MIN
3
MAX
UNIT
V
V
V
V
V
, AV
CC
Supply voltage
3.6
CC
High-level input voltage
Low-level input voltage
Input voltage
2
V
IH
0.8
V
IL
0
0
V
CC
V
I
I
I
High-level output current
Low-level output current
Operating free-air temperature
–12
12
mA
mA
°C
OH
OL
T
A
70
NOTE 5: Unused inputs must be held high or low to prevent them from floating.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
‡
PARAMETER
TEST CONDITIONS
AV , V
CC CC
MIN TYP
MAX
UNIT
V
IK
I = –18 mA
I
3 V
–1.2
V
I
I
I
I
I
I
= –100 µA
= –12 mA
= –6 mA
= 100 µA
= 12 mA
= 6 mA
MIN to MAX
3 V
V
CC
–0.2
2.1
OH
OH
OH
OL
OL
OL
V
V
V
OH
3 V
2.4
MIN to MAX
3 V
0.2
0.8
0.55
±5
V
OL
3 V
I
I
V = V
or GND
or GND,
3.6 V
µA
µA
µA
pF
pF
I
I
CC
CC
§
V = V
I = 0, Outputs: low or high
O
3.6 V
10
CC
I
∆I
CC
One input at V
CC
– 0.6 V,
Other inputs at V
or GND
3.3 V to 3.6 V
3.3 V
500
CC
C
C
V = V
or GND
4
6
i
I
CC
= V or GND
CC
V
3.3 V
o
O
‡
§
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
For I of AV and I vs Frequency (see Figures 7 and 8).
CC
CC
CC
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
MIN
25
MAX
125
60%
1
UNIT
f
Clock frequency
MHz
clk
Input clock duty cycle
40%
†
Stabilization time
ms
†
Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a
fixed-frequency, fixed-phasereferencesignalmustbepresentatCLK. Untilphaselockisobtained, thespecificationsforpropagationdelay, skew,
and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under
SSC application.
switching characteristics over recommended ranges of supply voltage and operating free-air
‡
temperature, C = 30 pF (see Note 6 and Figures 1 and 2)
L
V
, AV
± 0.165 V
= 3.3 V
V
, AV
± 0.3 V
= 3.3 V
CC
CC
CC
CC
FROM
(INPUT)/CONDITION
TO
(OUTPUT)
PARAMETER
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
t , – jitter
phase error
(see Notes 7 and 8,
Figures 3, 4, and 5)
CLKIN↑ = 66 MHz to 100 MHz
FBIN↑
–150
150
–200
200
ps
ps
§
t
Any Y or FBOUT
Any Y or FBOUT
Any Y or FBOUT
200
80
sk(o)
Jitter
(see Figure 6)
–80
(pk-pk)
Clkin = 66 MHz to 100 MHz
F(clkin > 60 MHz)
ps
Jitter
(See Figure 6)
(cycle-cycle)
Any Y or FBOUT
Any Y or FBOUT
|100|
55%
Duty cycle reference
(see Figure 4)
45%
t
t
Any Y or FBOUT
Any Y or FBOUT
1.3
1.7
1.9
2.5
0.8
1.2
2.1
2.7
ns
ns
r
f
‡
§
These parameters are not production tested.
The t
specification is only valid for equal loading of all outputs.
sk(o)
NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
7. This is considered as static phase error.
8. Phase error does not include jitter. The total phase error is –230 ps to 230 ps for the 5% V
range.
CC
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
PARAMETER MEASUREMENT INFORMATION
3 V
0 V
Input
50% V
CC
t
pd
From Output
Under Test
V
V
OH
2 V
0.4 V
2 V
Output
500
50% V
CC
0.4 V
30 pF
OL
t
t
f
r
LOAD CIRCUIT FOR OUTPUTS
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A.
C
includes probe and jig capacitance.
L
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 100 MHz, Z = 50 Ω, t ≤ 1.2 ns, t ≤ 1.2 ns.
O
r
f
C. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
CLKIN
FBIN
t
phase error
FBOUT
Any Y
t
sk(o)
Any Y
Any Y
t
sk(o)
Figure 2. Phase Error and Skew Calculations
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
TYPICAL CHARACTERISTICS
PHASE ADJUSTMENT SLOPE AND PHASE ERROR
vs
LOAD CAPACITANCE
50
40
30
20
10
0
250
V
= 3.3 V
CC
= 100 MHz
200
150
100
50
f
C
T
c
= 30pF
LY
= 25°C
Phase Error
A
Phase Error Measured
from CLK to Y
0
–10
–20
–30
–50
–100
–150
Phase Adjustment Slope
–40
–50
–200
–250
45 50
0
5
10 15 20 25 30 35 40
CLF – Lumped Feedback Capacitance at FBIN – pF
Figure 3
PHASE ERROR
vs
CLOCK FREQUENCY
400
V
= 3.3 V
CC
CLY = CLF = 30 pF
= 25°C
T
A
300
200
Phase Error Measured
from CLK to FBIN
100
0
–100
35 45
55
65
75
85 95 105 115 125
f
– Clock Frequency – MHz
c
Figure 4
NOTES: A. CLY = Lumped capacitive load at Y
B. CLF = Lumped feedback capacitance at FBIN
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
TYPICAL CHARACTERISTICS
PHASE ERROR
vs
SUPPLY VOLTAGE
JITTER
vs
CLOCK FREQUENCY
400
350
300
250
400
350
300
f
= 100 MHz
c
V
T
A
= 3.3 V
CC
= 25°C
CLY = CLF = 30 pF
= 25°C
T
A
Phase Error Measured
from CLK to FBIN
250
200
150
200
150
100
50
0
Peak to Peak
100
50
0
–50
Cycle to Cycle
–100
35 45
55
f
65 75
85 95 105 115 125
2.9
3.0
3.1 3.2
3.3
3.4
3.5
3.6 3.7
– Clock Frequency – MHz
V
CC
– Supply Voltage – V
c
Figure 5
Figure 6
ANALOG SUPPLY CURRENT
vs
SUPPLY CURRENT
vs
CLOCK FREQUENCY
CLOCK FREQUENCY
16
14
12
250
200
150
100
V
= 3.6 V
CC
AV
= 3.6 V
CC
Bias = 0/3 V
CLY = CLF = 30 pF
T
A
Bias = 0/3 V
CLY = CLF = 30 pF
T
A
= 25°C
= 25°C
10
8
6
4
2
0
50
0
10
20
40
60
80
100
120
140
10
20
40
60
80
100
120
140
f
– Clock Frequency – MHz
c
f
– Clock Frequency – MHz
c
Figure 7
Figure 8
NOTES: A. CLY = Lumped capacitive load at Y
B. CLF = Lumped feedback capacitance at FBIN
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
MECHANICAL INFORMATION
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
0,30
0,19
0,65
M
0,10
14
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°–8°
0,75
A
0,50
Seating Plane
0,10
1,20 MAX
0,05 MIN
PINS **
8
14
16
20
24
28
DIM
3,10
2,90
5,10
4,90
5,10
4,90
6,60
6,40
7,90
7,70
9,80
9,60
A MAX
A MIN
4040064/E 08/96
NOTES: C. All linear dimensions are in millimeters.
D. This drawing is subject to change without notice.
E. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
F. Falls within JEDEC MO-153
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明