DAC39J82 [TI]
双通道、16 位、2.8GSPS、1x-16x 内插数模转换器 (DAC);
| 型号： | DAC39J82 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 双通道、16 位、2.8GSPS、1x-16x 内插数模转换器 (DAC) 转换器 数模转换器 |
| 文件： | 总144页 (文件大小：2811K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
DAC39J82
ZHCSD92 –JANUARY 2015
DAC39J82 具有 12.5Gbps JESD204B 接口的双通道、16 位、2.8GSPS
数模转换器
1 特性
3 说明
1
•
•
•
•
分辨率：16 位
DAC39J82 是一款具有 JESD204B 接口的低功耗、16
位、双通道、2.8GSPS 数模转换器 (DAC)。 最大输入
数据速率为 1.4GSPS。
最大采样率：2.8GSPS
最大输入数据速率：1.4GSPS
JESD204B 接口
数字数据通过运行速率高达 12.5Gbps 的 1、2、4 或
8 条可配置串行 JESD204B 信道输入到器件中，这些
信道具有片上端接和可编程均衡功能。 此接口可实现
基于 JESD204B 子类 1 SYSREF 的确定性延迟，并且
可实现多个器件的完全同步。
–
–
–
8 个 JESD204B 串行输入信道
每信道最大位速率 12.5Gbps
子类 1 多 DAC 同步
•
•
•
片上极低抖动锁相环 (PLL)
可选 1x - 16x 插值
此器件包括简化复杂发射架构的特性。 具有超过 90dB
阻带衰减的完全可旁路 2x 至 16x 数字插值滤波器可简
化数据接口和重建滤波器。 一个片上 48 位数值控制
振荡器 (NCO) 和独立复杂混频器可实现灵活且准确的
载波信号放置。
具有 48 位数值控制振荡器 (NCO) / 或 ±n×Fs/8 的
独立复杂混频器
•
•
•
•
•
•
•
•
•
•
宽频带数字正交调制器校正
Sinx/x 校正滤波器
分数采样组延迟校正
经由输出复用器灵活路由至四个模拟输出
3/4 线制串行控制总线 (SPI)
集成温度传感器
高性能低抖动 PLL 可简化器件计时，而又不会对动态
范围造成太大影响。 数字正交调制器校正 (QMC) 和组
延迟校正 (QDC) 可在直接上行转换应用中为通道间的
增益、偏移、相位以及组延迟实现完整的 IQ 补偿。 一
个可编程功率放大器 (PA) 保护机制可以在检测到输入
数据的异常功率运行方式时提供 PA 保护。
JTAG 边界扫描
与四通道 DAC39J84 引脚兼容
功耗：2.8GSPS 时为 1.1W
封装：10mm x 10mm，144 焊球倒装芯片球状引
脚栅格阵列 (BGA)
DAC39J82 系列提供四个模拟输出，并且来自两个内
部数字路径的数据可经由输出复用器被路由至这四个
DAC 输出的任意两个输出。
2 应用范围
•
•
•
•
•
•
•
•
蜂窝基站
器件信息(1)
分集传输
器件型号
DAC39J82
封装
封装尺寸（标称值）
宽频带通信
倒装芯片球状引脚
栅格阵列
(FCBGA) (144)
10.00mm x 10.00mm
直接数字合成 (DDS) 仪器
毫米波/微波回程
自动测试设备
线缆基础设施
雷达
(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。
DAC39J82
16-bit DAC
xN
RF
16-bit DAC
xN
1
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
English Data Sheet: SLASE47
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
目录
7.2 Functional Block Diagram ....................................... 27
7.3 Feature Description................................................. 28
7.4 Device Functional Modes........................................ 57
7.5 Register Map........................................................... 60
Applications and Implementation .................... 127
8.1 Application Information.......................................... 127
8.2 Typical Applications .............................................. 127
8.3 Initialization Set Up ............................................... 132
Power Supply Recommendations.................... 133
1
2
3
4
5
6
特性.......................................................................... 1
应用范围................................................................... 1
说明.......................................................................... 1
修订历史记录 ........................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 6
6.1 Absolute Maximum Ratings ...................................... 6
6.2 ESD Ratings.............................................................. 7
6.3 Recommended Operating Conditions....................... 7
6.4 Thermal Information.................................................. 7
6.5 DC Electrical Characteristics .................................... 7
6.6 Digital Electrical Characteristics.............................. 10
6.7 AC Electrical Characteristics................................... 14
6.8 Timing Requirements.............................................. 16
6.9 Switching Characteristics........................................ 17
6.10 Typical Characteristics.......................................... 18
Detailed Description ............................................ 27
7.1 Overview ................................................................. 27
8
9
10 Layout................................................................. 134
10.1 Layout Guidelines ............................................... 134
10.2 Layout Examples................................................. 135
11 器件和文档支持 ................................................... 137
11.1 商标..................................................................... 137
11.2 静电放电警告....................................................... 137
11.3 术语表 ................................................................. 137
12 机械封装和可订购信息 ........................................ 138
7
4 修订历史记录
日期
修订版本
注释
2015 年 1 月
*
最初发布。
2
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
5 Pin Configuration and Functions
144-Ball Flip Chip BGA
AAV Package
(Top View)
A
B
C
D
E
F
G
H
J
K
L
M
GND
GND
IOUTAP
GND
IOUTAN
GND
IOUTBN
GND
IOUTBP
GND
GND
GND
EXTIO
GND
GND
RBIAS
IOUTCP
GND
IOUTCN
GND
IOUTDN
GND
IOUTDP
GND
GND
GND
SDO
SDENB
SLEEP
NC
12
11
10
9
12
11
10
9
DACCLKP VDDAPLL18 VDDAREF18 VDDADAC33 VDDADAC33
VDDADAC33 VDDADAC33 VDDAREF18
SDIO
DACCLKN VDDAPLL18
VDDCLK09 VDDCLK09
LPF
GND
VDDDAC09 VDDDAC09 VDDDAC09 VDDDAC09 VDDDAC09 VDDDAC09
ATEST
SCLK
GND
VQPS18
VQPS18
VDDDIG09
VDDDIG09
VDDDIG09
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
RESETB
VDDIO18
VDDIO18
ALARM
SYNC_N_CD
SYNC_N_AB
8
8
SYSREFP
SYSREFN
GND
SYNCBP
SYNCBN
GND
VDDS18
VDDS18
IFORCE
VSENSE
GND
VDDDIG09
VDDDIG09
7
7
GND
GND
GND
GND
NC
6
6
GND
GND
GND
GND
VDDDIG09 TXENABLE
TDI
TMS
GND
GND
RX2P
TDO
5
5
GND
GND
VDDDIG09
AMUX1
GND
VDDDIG09
VDDT09
VDDR18
RX4P
VDDDIG09
VDDT09
VDDR18
RX0P
VDDDIG09
AMUX0
GND
VDDDIG09
TRSTB
GND
TCLK
TESTMODE
GND
GND
RX3P
RX3N
RX2N
4
4
RX7P
GND
3
3
RX7N
GND
GND
2
2
RX6N
RX6P
RX5P
RX5N
RX4N
RX0N
RX1N
RX1P
1
1
A
B
C
D
E
F
G
H
J
K
L
M
Copyright © 2015, Texas Instruments Incorporated
3
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Pin Functions
PIN
I/O
DESCRIPTION
NAME
ALARM
NUMBER
CMOS output for ALARM condition. The ALARM output functionality is defined through the
config7 register. Default polarity is active high, but can be changed to active high via config0
alarm_out_pol control bit. If not used it can be left open.
L8
O
AMUX0
AMUX1
ATEST
H3
E3
K9
I/O
I/O
I/O
Analog test pin for SerDes, Lane 0 to Lane 3. It can be left open if not used.
Analog test pin for SerDes, Lane 4 to Lane 7. It can be left open if not used.
Analog test pin for DAC, references and PLL. It can be left open if not used.
Positive LVPECL clock input for DAC core with Vcm = 0.5V. It can be PLL reference clock or
external DAC sampling rate clock. If not used, DACCLK is self-biased with 100mV differential
at Vcm = 0.5V.
DACCLKP
DACCLKN
A10
A9
I
I
Complementary LVPECL clock input for DAC core. (see the DACCLKP description)
Used as external reference input when internal reference is disabled through config27
extref_ena = ‘1’. Used as internal reference output when config27 extref_ena = ‘0’ (default).
Requires a 0.1 μF decoupling capacitor to analog GND when used as reference output. It can
be left open if not used.
EXTIO
F10
I/O
A12, F12, G12,
M12, A11, B11,
C11, D11, E11,
F11, G11, H11,
J11, K11, L11,
M11, C8, D8, E8,
F8, G8, H8, J8,
E7, F7, G7, H7,
E6, F6, G6, H6,
A5, B5, E5, F5,
G5, H5, A4, B4,
M4, B3, C3, L3,
B2, C2, D2, E2,
H2, J2, K2, L2
GND
I
These pins are ground for all supplies.
IFORCE
IOUTAP
IOUTAN
IOUTBP
IOUTBN
IOUTCP
IOUTCN
IOUTDP
IOUTDN
LPF
C5
B12
C12
E12
D12
H12
J12
L12
K12
C9
I/O
O
Analog test pin for on chip parametric. It can be left open if not used.
A-Channel DAC current output. Must be tied to GND if not used.
O
A-Channel DAC complementary current output. Must be tied to GND if not used.
B-Channel DAC current output. Must be tied to GND if not used.
O
O
B-Channel DAC complementary current output. Must be tied to GND if not used.
C-Channel DAC current output. Must be tied to GND if not used.
O
O
C-Channel DAC complementary current output. Must be tied to GND if not used.
D-Channel DAC current output. Must be tied to GND if not used.
O
O
D-Channel DAC complementary current output. Must tied to GND if not used.
External PLL loop filter connection. It can be left open if not used.
I/O
Full-scale output current bias. Change the full-scale output current through coarse_dac(3:0).
Expected to be 1.92kΩ to GND.
RBIAS
RESETB
RX0P
RX0N
RX1P
RX1N
RX2P
RX2N
RX3P
G10
K8
G1
H1
K1
J1
O
I
Active low input for chip RESET, which resets all the programming registers to their default
state. Internal pull-up. It can be left open if not used.
CML SerDes interface lane 0 input, positive, expected to be AC coupled. It can be left open if
not used.
I
CML SerDes interface lane 0 input, negative, expected to be AC coupled. It can be left open if
not used.
I
CML SerDes interface lane 1 input, positive, expected to be AC coupled. It can be left open if
not used.
I
CML SerDes interface lane 1 input, negative, expected to be AC coupled. It can be left open if
not used.
I
CML SerDes interface lane 2 input, positive, expected to be AC coupled. It can be left open if
not used.
L1
I
CML SerDes interface lane 2 input, negative, expected to be AC coupled. It can be left open if
not used.
M1
M3
I
CML SerDes interface lane 3 input, positive, expected to be AC coupled. It can be left open if
not used.
I
4
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Pin Functions (continued)
PIN
I/O
DESCRIPTION
NAME
NUMBER
CML SerDes interface lane 3 input, negative, expected to be AC coupled. It can be left open if
not used.
RX3N
M2
I
I
I
I
I
I
I
I
I
CML SerDes interface lane 4 input, positive, expected to be AC coupled. It can be left open if
not used.
RX4P
RX4N
RX5P
RX5N
RX6P
RX6N
RX7P
RX7N
F1
E1
C1
D1
B1
A1
A3
A2
CML SerDes interface lane 4 input, negative, expected to be AC coupled. It can be left open if
not used.
CML SerDes interface lane 5 input, positive, expected to be AC coupled. It can be left open if
not used.
CML SerDes interface lane 5 input, negative, expected to be AC coupled. It can be left open if
not used.
CML SerDes interface lane 6 input, positive, expected to be AC coupled. It can be left open if
not used.
CML SerDes interface lane 6 input, negative, expected to be AC coupled. It can be left open if
not used.
CML SerDes interface lane 7 input, positive, expected to be AC coupled. It can be left open if
not used.
CML SerDes interface lane 7 input, negative, expected to be AC coupled. It can be left open if
not used.
LVPECL SYSREF positive input with Vcm = 0.5V. This positive/negative pair is captured with
the rising edge of DACCLKP/N. It is used for JESD204B Subclass 1 deterministic latency and
multiple DAC synchronization, which can be periodic or pulsed. If not used, it is self-biased with
100mV differential at Vcm = 0.5V.
SYSREFP
A7
I
SYSREFN
SCLK
A6
L9
I
I
LVPECL SYSREF negative input with Vcm = 0.5V. (See the SYSREFP description)
Serial interface clock. Internal pull-down. It can be left open if not used.
Active low serial data enable, always an input to the DAC39J82. Internal pull-up. It can be left
open if not used.
SDENB
SDIO
M9
L10
M10
M8
I
I/O
O
I
Serial interface data. Bi-directional in 3-pin mode (default) and 4-pin mode. Internal pull-down.
It can be left open if not used.
Uni-directional serial interface data in 4-pin mode. The SDO pin is tri-stated in 3-pin interface
mode (default). It can be left open if not used.
SDO
Active high asynchronous hardware power-down input. Internal pull-down. It can be left open if
not used.
SLEEP
SYNCBP
SYNCBN
B7
B6
O
O
Synchronization request to transmitter, LVDS positive output. It can be left open if not used.
Synchronization request to transmitter, LVDS negative output. It can be left open if not used.
Synchronization request to transmitter, CMOS output. Defaults to link 0, but can be
programmable for any link. It can be left open if not used.
SYNC_N_AB
SYNC_N_CD
L6
L7
O
O
Synchronization request to transmitter, CMOS output. Defaults to link 1, but can be
programmable for any link. It can be left open if not used.
TCLK
TDI
K4
L5
I
I
JTAG test clock. It can be left open if not used.
JTAG test data in. It can be left open if not used.
JTAG test data out. It can be left open if not used.
JTAG test mode select. It can be left open if not used.
TDO
TMS
M5
L4
O
I
JTAG test reset. Must be tied to GND to hold the JTAG state machine status reset if the JTAG
port is not used.
TRSTB
J3
I
To enable analog output data transmission, set sif_txenable in register config3 to “1” or pull
CMOS TXENABLE pin to high. Transmit enable active high input. Internal pull-down. To
disable analog output, set sif_txenable to “0” and pull CMOS TXENABLE pin to low. The DAC
output is forced to midscale. It can be left open if not used.
TXENABLE
K5
K3
I
TESTMODE
VDDADAC33
O
I
This pin is used for factory testing. Internal pull-down. It can be left open if not used.
D10, E10, H10,
J10,
Analog supply voltage. (3.3V)
VDDAPLL18
VDDAREF18
B10, B9
I
I
PLL analog supply voltage. (1.8V)
C10, K10
Analog reference supply voltage (1.8V)
Copyright © 2015, Texas Instruments Incorporated
5
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Pin Functions (continued)
PIN
I/O
DESCRIPTION
NAME
NUMBER
Internal clock buffer supply voltage (0.9V). It is recommended to isolate this supply from
VDDDIG09.
VDDCLK09
A8, B8
I
I
D9, E9, F9, G9,
H9, J9
VDDDAC09
VDDDIG09
DAC core supply voltage. (0.9V). It is recommended to isolate this supply from VDDDIG09.
J7, J6, D5, J5,
D4, E4, F4, G4,
H4, J4, D3
Digital supply voltage. (0.9V). It is recommended to isolate this supply from VDDCLK09 and
VDDDAC09.
I
VDDIO18
VDDR18
VDDS18
VDDT09
K7, K6
F2, G2
C7, C6
F3, G3
I
I
I
I
Supply voltage for all digital I/O and CMOS I/O. (1.8V)
Supply voltage for SerDes (1.8V)
Supply voltage for LVDS SYNCBP/N (1.8V)
Supply voltage for SerDes termination (0.9V)
Fuse supply voltage. This supply pin is also used for factory fuse programming. Connect to
1.8V.
VQPS18
VSENSE
D7, D6
C4
I
I/O
Analog test pin for on chip parametric. It can be left open if not used.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN
–0.3
MAX UNIT
VDDDAC09, VDDDIG09
VDDCLK09
1.3
V
V
V
V
V
V
V
–0.3
1.3
VDDT09
–0.3
1.3
Supply
voltage(2)
VDDR18, VDDIO18, VDDS18, VQPS18
VDDAPLL18, VDDAREF18
VDDADAC33
–0.3
2.45
2.45
–0.3
–0.3
4.0
RX[7..0]P/N
–0.5 V
VDDT09 + 0.5 V
SDENB, SCLK, SDIO, SDO, TXENA, ALARM, RESETB, SLEEP, TMS,
TCLK, TDI, TDO, TRSTB, TESTMODE, SYNC_N_AB, SYNC_N_CD
–0.5 V
VDDIO18 + 0.5 V
V
DACCLKP/N, SYSREFP/N
SYNCBP/N
–0.5 V VDDAPLL18 + 0.5 V
–0.5 V VDDS18 + 0.5 V
–0.5 V VDDAPLL18 + 0.5 V
–0.5 V 1.0 V
–0.5 V VDDAREF18 + 0.5 V
V
V
Pin voltage(2)
LPF
V
IOUTAP/N, IOUTBP/N, IOUTCP/N, IOUTDP/N
RBIAS, EXTIO, ATEST
IFORCE, VSENSE
V
V
–0.5 V
–0.5 V
VDDDIG09 + 0.5 V
V
AMUX1, AMUX0
VDDT09 + 0.5 V
V
Peak input current (any input)
20
–30
150
85
mA
mA
°C
°C
Peak total input current (all inputs)
Absolute maximum junction temperature TJ
Operating free-air temperature range, TA: DAC39J82
–40
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Measured with respect to GND.
6
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
6.2 ESD Ratings
VALUE
1000
250
UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
V(ESD)
Electrostatic discharge
V
Charged device model (CDM), per JEDEC specification JESD22-
C101(2)
(1) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows
safe manufacturing with a standard ESD control process.
(2) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe
manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
MIN NOM MAX
UNIT
°C
Recommended operating junction temperature
Maximum rated operating junction temperature(1)
Recommended free-air temperature
105
TJ
125
-40
°C
TA
25
85
°C
(1) Prolonged use at this junction temperature may increase the device failure-in-time (FIT) rate.
6.4 Thermal Information
DAC39J82
THERMAL CONDUCTIVITY(1)
UNIT
AAV (144 PINS)
RθJA
RθJB
RθJC
ψJT
Theta junction-to-ambient (still air)
Theta junction-to-board
31.4
12.6
1.8
Theta junction-to-case, top
°C/W
Psi junction-to-top of package
Psi junction-to-bottom of package
0.2
ψJB
12
(1) Air flow or heat sinking reduces θJA and may be required for sustained operation at 85° and maximum operating conditions.
6.5 DC Electrical Characteristics
Typical values at TA = 25°C, full temperature range is TMIN = -40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Resolution
DC ACCURACY
DNL
16
Bits
1 LSB = IOUTFS/216
Differential nonlinearity
Integral nonlinearity
±4
±6
LSB
LSB
INL
ANALOG OUTPUT
Coarse gain linearity
±0.04
±0.001
±2
LSB
Offset error
Mid code offset
%FSR
With external reference
With internal reference
With internal reference
Gain error
%FSR
±2
Gain mismatch
±2
%FSR
mA
V
Full scale output current
Output compliance range
Output resistance
20
30
–0.5
0.6
300
5
kΩ
Output capacitance
pF
REFERENCE OUTPUT
VREF
Reference output voltage
Reference output current(1)
0.9
V
100
nA
(1) Use an external buffer amplifier with high impedance input to drive any external load.
Copyright © 2015, Texas Instruments Incorporated
7
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
DC Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = -40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
REFERENCE INPUT
VEXTIO
Input voltage range
Input resistance
External reference mode
0.1
0.9
1
1
V
MΩ
pF
Input capacitance
50
POWER SUPPLY
VDDADAC33
3.15
1.71
3.3
1.8
3.45
1.89
V
V
V
VDDAPLL18, VDDAREF18, VDDS18,
VQPS18, VDDR18
VDDIO18
1.71
0.85
0.9
1.8
0.9
1.89
1.05
1.05
VDDDIG09, VDDDAC09, VDDCLK09,
VDDT09
fDAC≤2.5GSPS
V
fDAC>2.5GSPS
DC tested
1.0
PSRR
Power Supply Rejection Ratio
±0.2
%FSR/V
POWER CONSUMPTION
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
64
591
17
80
850
Digital supply current
DAC supply current
MODE 1:
30
fDAC=2.8GSPS, 4x interpolation,
NCO on, QMC on, inverse sinc on,
GDC off, PAP off, PLL off, LMF=421,
SerDes rate = 7GSPS, 20mA FS
output,
Clock supply current
107
129
12
140
mA
mW
mA
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
200
28
IF=150MHz.
32
60
1370(2)
P
1135
64
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
628
13
MODE 2:
fDAC=2.5GSPS, 2x interpolation,
NCO on, QMC on, invsinc on,
GDC off, PAP off, PLL on, LMF=421,
SerDes rate = 12.5GSPS,
20mA FS output, IF=150MHz.
Clock supply current
86
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
168
18
53
P
1144
64
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
363
10
MODE 3:
fDAC=1.47456GSPS, 2x interpolation,
NCO on, QMC off, invsinc off, GDC
off,
PAP off, PLL off, LMF=421,
SerDes rate = 7.3728GSPS,
20mA FS output, IF=150MHz.
Clock supply current
50
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
135
12
30
P
789
64
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
312
10
MODE 4:
fDAC=1.47456GSPS, 4x interpolation,
NCO on, QMC off, invsinc off,
GDC off, PAP off, PLL off,
LMF=222,
SerDes rate = 7.3728GSPS,
20mA FS output, IF=150MHz.
Clock supply current
50
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
76
12
30
P
690
mW
(2) The MAX power limit is set separately which is NOT equal to the power consumption when all of the power supplies are at the MAX
current.
8
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
DC Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = -40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
Analog supply current
Digital supply current
DAC supply current
TEST CONDITIONS
MIN
TYP
13
263
8
MAX
UNIT
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
MODE 5:
fDAC=1.47456GSPS, x4,
NCO off, QMC off, invsinc off,
GDC off, PAP off,
PLL off, LMF=222,
SerDes rate = 7.3728GSPS,
DAC output in sleep mode.
Clock supply current
50
76
12
26
469
64
257
8
mA
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
P
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
MODE 6:
fDAC=1000MSPS, 2x interpolation,
NCO off, QMC off, invsinc off,
GDC off, PAP off, PLL on,
LMF=222, SerDes rate = 10GSPS,
20mA FS output, IF=150MHz.
Clock supply current
36
85
15
50
676
64
256
8
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
P
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
MODE 7:
fDAC=1000MSPS, 2x interpolation,
NCO off, QMC off invsinc off,
GDC off,
PAP off, PLL off, LMF=222,
SerDes rate = 10GSPS,
20mA FS output, IF=150MHz.
Clock supply current
35
85
15
29
636
64
195
4
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
P
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
MODE 8:
fDAC=625MSPS, 2x interpolation,
NCO off, QMC off, invsinc off,
GDC off,
PAP off, PLL off, LMF=421,
SerDes rate = 3.125GSPS,
20mA FS output, IF=20MHz.
Clock supply current
22
119
11
25
582
64
311
10
42
165
18
29
771
5
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
P
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
MODE 9:
fDAC=1.23GSPS, no interpolation,
NCO off, QMC off, invsinc off, GDC
off,
PAP off, PLL off, LMF=421,
SerDes rate = 12.3GSPS,
20mA FS output, IF=150MHz;
Clock supply current
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
P
mW
mA
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
Analog supply current
Digital supply current
DAC supply current
76
1
MODE 10:
Clock supply current
1
Power down mode, no clock,
DAC in sleep mode,
SerDes in sleep mode
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
9
0
10
112
P
mW
Copyright © 2015, Texas Instruments Incorporated
9
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
DC Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = -40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
Analog supply current
Digital supply current
DAC supply current
TEST CONDITIONS
MIN
TYP
MAX
UNIT
I(VDDADAC33)
I(VDDDIG09)
I(VDDDAC09)
I(VDDCLK09)
I(VDDT09)
I(VDDR18)
I(VDD18)
64
mA
702
17
MODE 11:
fDAC=2.8GSPS, 2x interpolation,
NCO on, QMC on, inverse sinc on,
GDC off, PAP off, PLL off, LMF=821,
SerDes rate = 7GSPS, 20mA FS
output,
Clock supply current
107
254
24
SerDes core supply current
SerDes analog supply current
Other 1.8V supply current
Power dissipation
IF=150MHz
32
P
1392
mW
6.6 Digital Electrical Characteristics
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CML SERDES INPUTS: RX[7:0]P/N
VDIFF
Receiver Input Amplitude
50
1200
mV
Input Common Mode (TERM=111)
Input Common Mode (TERM=001)
Input Common Mode (TERM=100)
Input Common Mode (TERM=101)
Internal differential termination
Serdes bit rate
600
700
0
VCOM
mV
250
100
ZDIFF
fDATA
85
115
Ω
0.78125
400
12.5
Gbps
LVPECL INPUTS: SYSREFP/N
VCOM
VIDPP
ZT
Input common mode voltage
0.5
800
100
2
V
mV
Ω
Differential input peak-to-peak voltage
Internal termination
CL
Input capacitance
pF
LVPECL INPUTS: DACCLKP/N
VCOM
VIDPP
ZT
Input common mode voltage
0.5
800
100
2
V
mV
Ω
Differential input peak-to-peak voltage
Internal termination
400
CL
Input capacitance
pF
Duty cycle
40%
60%
2.5
fDACCLK
DACCLKP/N Input Frequency
GHz
LVDS OUTPUTS: SYNCBP/N
VCOM
ZT
Output common mode voltage
1.2
100
0.5
V
Ω
V
Internal termination
VOD
Differential output voltage swing
CMOS INTERFACE: SDENB, SCLK, SDIO, SDO, TXENA, ALARM, RESETB, SLEEP, TMS, TCLK, TDI, TDO, TRSTB, TESTMODE, SYNC_N_AB,
SYNC_N_CD
0.7 x
VDDIO
VIH
VIL
High-level input voltage
Low-level input voltage
V
V
0.3 x
VDDIO
IIH
IIL
CI
High-level input current
Low-level input current
CMOS Input capacitance
-40
-40
40
40
µA
µA
pF
2
VDDIO –
0.2
Iload =–100 μA
VOH
ALARM, SDO, SDIO, TDO
ALARM, SDO, SDIO, TDO
V
V
0.8 x
VDDIO
Iload = –2 mA
Iload = 100 μA
0.2
0.5
VOL
Iload = 2 mA
10
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Digital Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
PHASE LOCKED LOOP(1)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
pll_vco = '001010'(10)
4559.9
4572.7
4585.7
4599
4563.0
4575.9
4589.0
4602.3
4615.9
4629.7
4643.6
4657.8
4672.3
4686.9
4701.8
4716.9
4732.2
4747.7
4763.4
4779.4
4795.6
4812.0
4828.6
4945.4
4862.5
4879.8
4566.2
4579.2
4592.3
4608
pll_vco = '001011'(11)
pll_vco = '001100'(12)
pll_vco = '001101'(13)
pll_vco = '001110'(14)
pll_vco = '001111'(15)
pll_vco = '010000'(16)
pll_vco = '010001'(17)
pll_vco = '010010'(18)
pll_vco = '010011'(19)
pll_vco = '010100'(20)
pll_vco = '010101'(21)
pll_vco = '010110'(22)
pll_vco = '010111'(23)
pll_vco = '011000'(24)
pll_vco = '011001'(25)
pll_vco = '011010'(26)
pll_vco = '011011'(27)
pll_vco = '011100'(28)
pll_vco = '011101'(29)
pll_vco = '011110'(30)
pll_vco = '011111'(31)
4612.5
4626.2
4640.1
4654.3
4668.6
4683.2
4698
4619.3
4633.1
4647.2
4661.4
4675.9
4690.6
4705.5
4720.7
4736
PLL/VCO
Operating H-Band, pll_vcosel = '0', pll_vcoitune = '11',
Frequency
MHz
4713.1
4728.3
4743.8
4759.5
4775.4
4791.5
4807.9
4824.4
4841.2
4858.2
4875.4
4751.6
4767.4
4783.4
4800
4816.1
4832.8
4849.7
4866.8
4884.1
(1) PLL range not covered in the table can be achieved with the following recommended pll_vco adjustment: if die temperature >55 C°,
increase the pll_vco setting by 1; if the die temperature < 15 C°, decrease the pll_vco setting by 1.
Copyright © 2015, Texas Instruments Incorporated
11
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Digital Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
pll_vco = '100000'(32)
4892.9
4910.6
4928.4
4946.6
4964.9
4983.4
5000
4897.3
4915.0
4933.0
4951.1
4969.5
4988.1
5006.9
5026.0
5045.2
5064.7
5084.4
5104.3
5124.5
5144.8
5165.4
5186.2
5207.2
5228.5
5250.0
5271.6
5293.5
5315.7
5338.0
5360.6
5383.3
5406.3
3849.8
3860.5
3871.4
3882.5
3893.7
3905.2
3916.8
4901.7
4919.5
4937.5
4955.7
4974.1
4992.8
5011.7
5030.8
5050.1
5069.6
5089.4
5109.3
5129.5
5150
pll_vco = '100001'(33)
pll_vco = '100010'(34)
pll_vco = '100011'(35)
pll_vco = '100100'(36)
pll_vco = '100101'(37)
pll_vco = '100110'(38)
pll_vco = '100111'(39)
pll_vco = '101000'(40)
pll_vco = '101001'(41)
pll_vco = '101010'(42)
pll_vco = '101011'(43)
pll_vco = '101100'(44)
pll_vco = '101101'(45)
pll_vco = '101110'(46)
pll_vco = '101111'(47)
pll_vco = '110000'(48)
pll_vco = '110001'(49)
pll_vco = '110010'(50)
pll_vco = '110011'(51)
pll_vco = '110100'(52)
pll_vco = '110101'(53)
pll_vco = '110110'(54)
pll_vco = '110111'(55)
pll_vco = '111000'(56)
pll_vco = '111001'(57)
pll_vco = '001010'(10)
pll_vco = '001011'(11)
pll_vco = '001100'(12)
pll_vco = '001101'(13)
pll_vco = '001110'(14)
pll_vco = '001111'(15)
pll_vco = '010000'(16)
pll_vco = '010001'(17)
pll_vco = '010010'(18)
pll_vco = '010011'(19)
pll_vco = '010100'(20)
pll_vco = '010101'(21)
pll_vco = '010110'(22)
pll_vco = '010111'(23)
pll_vco = '011000'(24)
pll_vco = '011001'(25)
pll_vco = '011010'(26)
pll_vco = '011011'(27)
pll_vco = '011100'(28)
pll_vco = '011101'(29)
pll_vco = '011110'(30)
pll_vco = '011111'(31)
5021.2
5040.4
5059.8
5079.5
5099.3
5119.4
5139.7
5160.3
5180
PLL/VCO
Operating H-Band, pll_vcosel = '0', pll_vcoitune = '11',
Frequency
MHz
5170.6
5191.5
5212.5
5233.8
5255.3
5277.1
5299
5202
5223.2
5244.6
5266.2
5288
5310.1
5332.4
5354.9
5377.6
5400.6
3847.1
3857.8
3868.7
3879.7
3890.9
3902.3
3913.8
3925.6
3937.5
3949.6
3961.9
3974.7
3987
5321.2
5343.6
5366.2
5389.1
5412.1
3852.4
3863.2
3874.1
3885.3
3896.6
3908
3919.7
3928.6 3932.16
3940.5
3952.7
3965.0
3977.5
3990.2
4003.1
4016.1
4029.3
4042.8
4056.3
4070.1
4084.0
4098.2
4112.5
3943.5
3955.7
3968.1
3980.7
3993.4
4006.3
4019.4
4032.7
4046.1
4059.8
4073.6
4087.6
4101.7
4120
PLL/VCO
Operating L-Band, pll_vcosel = '1', pll_vcoitune = '10',
Frequency
MHz
3999.8
4012.8
4026
4039.4
4052.9
4066.6
4080.5
4094.6
4108.9
12
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Digital Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
pll_vco = '100000'(32)
4123.3
4137.9
4152.7
4167.7
4182.9
4198.2
4213.7
4229.4
4245.3
4261.3
4277.6
4294
4127.0
4141.6
4156.5
4171.5
4186.7
4202.1
4217.6
4233.4
4249.3
4265.4
4281.6
4298.1
4314.7
4331.6
4348.5
4365.7
4383.1
4400.6
4130.6
4145.3
4160.2
4175.3
4190.5
4205.9
4221.5
4237.3
4253.3
4269.4
4285.7
4302.2
4318.9
4335.8
4352.8
4370
pll_vco = '100001'(33)
pll_vco = '100010'(34)
pll_vco = '100011'(35)
pll_vco = '100100'(36)
pll_vco = '100101'(37)
pll_vco = '100110'(38)
pll_vco = '100111'(39)
pll_vco = '101000'(40)
pll_vco = '101001'(41)
pll_vco = '101010'(42)
pll_vco = '101011'(43)
pll_vco = '101100'(44)
pll_vco = '101101'(45)
pll_vco = '101110'(46)
pll_vco = '101111'(47)
pll_vco = '110000'(48)
pll_vco = '110001'(49)
pll_vco = '110010'(50)
pll_vco = '110011'(51)
pll_vco = '110100'(52)
pll_vco = '110101'(53)
pll_vco = '110110'(54)
pll_vco = '110111'(55)
pll_vco = '111000'(56)
pll_vco = '111001'(57)
PLL/VCO
4310.6
4327.3
4344.3
4361.4
4378.7
4396.2
4413.9
4431.7
4449.7
4468
Operating L-Band, pll_vcosel = '1', pll_vcoitune = '10',
Frequency
MHz
4387.4
4405
4418.3 4423.68
4436.2
4454.3
4472.5
4491.0
4509.6
4528.4
4547.3
4440.7
4458.8
4477.1
4495.6
4514.2
4533.1
4552.1
4486.3
4504.9
4523.6
4542.6
Copyright © 2015, Texas Instruments Incorporated
13
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
6.7 AC Electrical Characteristics
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
(1)
ANALOG OUTPUT
2x or higher interpolation, PLL Off
2800
2706
1400
fDAC
Maximum DAC rate
2x interpolation 2x or higher interpolation, PLL On
1x interpolation
MSPS
(2)
AC PERFORMANCE
fDAC = 2.8 GSPS, fOUT = 150 MHz, 0 dBFS
fDAC = 2.8 GSPS, fOUT = 300 MHz, 0 dBFS
fDAC = 2.8 GSPS, fOUT = 150 MHz, -12 dBFS
fDAC = 2.8 GSPS, fOUT = 300 MHz, -12 dBFS
fDAC = 2.5 GSPS, fOUT = 20 MHz, 0 dBFS
fDAC = 2.5 GSPS, fOUT = 70 MHz, 0dBFS
fDAC = 2.5 GSPS, fOUT = 150 MHz, 0 dBFS
fDAC = 2.5 GSPS, fOUT = 230 MHz, 0dBFS
fDAC = 2.5 GSPS, fOUT = 20 MHz, -12 dBFS
fDAC = 2.5 GSPS, fOUT = 70 MHz, –12dBFS
fDAC = 2.5 GSPS, fOUT = 150 MHz, -12 dBFS
fDAC = 2.5 GSPS, fOUT = 230 MHz, –12dBFS
fDAC = 1.6 GSPS, fOUT = 20 MHz, 0 dBFS
fDAC = 1.6 GSPS, fOUT = 70 MHz, 0 dBFS
fDAC = 1.6 GSPS, fOUT = 150 MHz, 0 dBFS
fDAC = 1.6 GSPS, fOUT = 230 MHz, 0 dBFS
fDAC = 1.6 GSPS, fOUT = 20 MHz, -12 dBFS
fDAC = 1.6 GSPS, fOUT = 70 MHz, –12 dBFS
fDAC = 1.6 GSPS, fOUT = 150 MHz, -12 dBFS
fDAC = 1.6 GSPS, fOUT = 230 MHz, –12 dBFS
fDAC = 2.8 GSPS, fOUT = 150 ± 0.5 MHz
fDAC = 2.8 GSPS, fOUT = 300 ± 0.5 MHz
fDAC = 2.5 GSPS, fOUT = 70 ± 0.5 MHz
fDAC = 2.5 GSPS, fOUT = 150 ± 0.5 MHz
fDAC = 2.5 GSPS, fOUT = 230 ± 0.5 MHz
fDAC = 2.0 GSPS, fOUT = 70 ± 0.5 MHz
fDAC = 2.0 GSPS, fOUT = 150 ± 0.5 MHz
fDAC = 2.0 GSPS, fOUT = 230 ± 0.5 MHz
fDAC = 1.6 GSPS, fOUT = 70 ± 0.5 MHz
fDAC = 1.6 GSPS, fOUT = 150 ± 0.5 MHz
fDAC = 1.6 GSPS, fOUT = 230 ± 0.5 MHz
fDAC = 2.5 GSPS, fOUT = 70 MHz
68
66
67
63
79
78
72
67
79
75
Spurious Free Dynamic
(0 to fDAC/2)
SFDR
dBc
70
65
81
77
72
68
76
72
67
64
76
68
83
75
70
Third-order two-tone
intermodulation distortion
Each tone at –6dBFS
IMD3
86
dBc
78
73
83
73
66
-161
–159
-157
-161
-160
-158
-161
-159
-157
fDAC = 2.5 GSPS, fOUT = 150 MHz
fDAC = 2.5 GSPS, fOUT = 230 MHz
fDAC = 2.0 GSPS, fOUT = 70 MHz
NSD
Noise Spectral Density(2)
fDAC = 2.0 GSPS, fOUT = 150 MHz
dBFS/Hz
fDAC = 2.0 GSPS, fOUT = 230 MHz
fDAC = 1.6 GSPS, fOUT = 70 MHz
fDAC = 1.6 GSPS, fOUT = 150 MHz
fDAC = 1.6 GSPS, fOUT = 230 MHz
(1) Measured single ended into 50 Ω load.
(2) 2:1 transformer output termination, 50 Ω doubly terminated load.
14
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
AC Electrical Characteristics (continued)
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fDAC = 2.4576 GSPS, fOUT = 70 MHz
82
fDAC = 2.4576 GSPS, fOUT = 150 MHz
fDAC = 2.4576 GSPS, fOUT = 230 MHz
fDAC = 1.96608 GSPS, fOUT = 70 MHz
fDAC = 1.96608 GSPS, fOUT = 150 MHz
fDAC = 1.96608 GSPS, fOUT = 230 MHz
fDAC = 1.47456 GSPS, fOUT = 70 MHz
fDAC = 1.47456 GSPS, fOUT = 150 MHz
fDAC = 1.47456 GSPS, fOUT = 230 MHz
fDAC = 2.5 GSPS, fOUT = 20 MHz
80
78
82
80
77
82
80
76
93
93
Adjacent channel leakage
ratio, single carrier
ACLR(3)
dBc
Channel Isolation
dBc
fDAC = 1.6 GSPS, fOUT = 20 MHz
(3) Single carrier, W-CDMA with 3.84 MHz BW, 5-MHz spacing, centered at IF. TESTMODEL 1, 10 ms
Copyright © 2015, Texas Instruments Incorporated
15
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
6.8 Timing Requirements
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DIGITAL INPUT TIMING SPECIFICATIONS
TIMING SYSREF INPUT: DACCLKP/N RISING EDGE LATCHING
Setup time, SYSREFP/N valid to
ts(SYSREF)
50
50
ps
ps
rising edge of DACCLKP/N
Hold time, SYSREF/N valid after
th(SYSREF)
rising edge of DACCLKP/N
TIMING SERIAL PORT
Setup time, SDENB to rising edge of
ts(SDENB)
SCLK
20
10
5
ns
ns
ns
Setup time, SDIO valid to rising edge
of SCLK
ts(SDIO)
Hold time, SDIO valid to rising edge
of SCLK
th(SDIO)
Register config7 read
(temperature sensor read)
1
µs
ns
ns
ns
t(SCLK)
Period of SCLK
All other registers
100
10
Data output delay after falling edge
of SCLK
td(Data)
tRESET
Minimum RESETB pulsewidth
25
(1)
ANALOG OUTPUT
ts(DAC)
Output settling time to 0.1%
Transition: Code 0x0000 to 0xFFFF
10
90
ns
µs
DAC Wake-up Time
DAC Sleep Time
IOUT current settling to 1% of IOUTFS from deep sleep
Power-up
Time
IOUT current settling to less than 1% of IOUTFS in deep
sleep
90
DELAY/LATENCY
RX SerDes analog delay
250
34
ps
UI
full rate, RATE = "00"
half rate, RATE = "01"
quarter rate, RATE = "10"
eighth rate, RATE = "11"
29
RX SerDes digital delay
26.5
25.25
JESD
clock
cycles
SerDes output to JESD204B elastic
buffer input latency
12-13
LMF = 124, 2x interpolation
LMF = 124, 4x interpolation
LMF = 124, 8x interpolation
LMF = 124, 16x interpolation
LMF = 222, 1x interpolation
LMF = 222, 2x interpolation
LMF = 222, 4x interpolation
LMF = 222, 8x and 16x interpolation
LMF = 421, 1x interpolation
LMF = 421, 2x interpolation
LMF = 421, 4x, 8x and 16x interpolation
LMF = 821, 1x interpolation
LMF = 821, 2x, 4x and 8x interpolation
10
8
7
5
10
8
JESD
clock
cycles
SYSREF pin to LMFC reset latency
6
5
8
6
5
6
5
(1) Measured single ended into 50 Ω load.
16
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Timing Requirements (continued)
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
1x interpolation, NCO off, QMC off, Inverse sinc off(2)
2x Interpolation, NCO off, QMC off, Inverse sinc off(2)
4x Interpolation, NCO off, QMC off, Inverse sinc off(2)
8x Interpolation, NCO off, QMC off, Inverse sinc off(2)
16x Interpolation, NCO off, QMC off, Inverse sinc off(2)
NCO
MIN
TYP
MAX
UNIT
162
245
401
740
1423
48
DAC clock
cycles
Digital Latency
QMC
32
Inverse Sinc
36
PA Protection (pap_dlylen_sel = "0")
Dithering
68
0
Complex Summation
0
Coarse Fractional Delay
51
Fine Fractional Delay
52
(2) Measured latency from JESD buffer release to DAC output, LMF=222.
6.9 Switching Characteristics
Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
(1)
ANALOG OUTPUT
tpd
Output propagation delay
DAC outputs are updated on the falling edge of
DAC clock. Does not include Digital Latency
2
ns
tr(IOUT)
tf(IOUT)
Output rise time 10% to 90%
Output fall time 90% to 10%
50
50
ps
ps
(1) Measured single ended into 50 Ω load.
Copyright © 2015, Texas Instruments Incorporated
17
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
6.10 Typical Characteristics
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
6
5
4
3.5
3
4
2.5
2
1.5
1
3
2
0.5
0
1
0
-0.5
-1
-1
-2
-3
-4
-1.5
-2
-2.5
-3
-3.5
0
10000 20000 30000 40000 50000 60000 70000
Code
0
10000 20000 30000 40000 50000 60000 70000
Code
D001
D001
Figure 1. Integral Nonlinearity
Figure 2. Differential Nonlinearity
100
90
80
70
60
50
40
30
100
90
80
70
60
50
40
30
0dBFS
-6dBFS
-12dBFS
0dBFS
-6dBFS
-12dBFS
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
D001
D001
Figure 3. SFDR vs Output Frequency Over Input Scale
Figure 4. Second Harmonic Distortion vs Output Frequency
Over Input Scale
100
90
80
70
60
50
40
30
100
0dBFS
-6dBFS
-12dBFS
fdata = 1230MSPS, 2x interpolation
fdata = 625MSPS, 4x interpolation
fdata = 312.5MSPS, 8x interpolation
fdata = 156.25MSPS, 16x interpolation
90
80
70
60
50
40
30
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
D001
D001
Figure 5. Third Harmonic Distortion vs Output Frequency
Over Input Scale
Figure 6. SFDR vs Output Frequency Over Interpolation
18
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
100
90
80
70
60
50
40
30
90
80
70
60
50
40
30
20
fDAC = 2800MSPS
fDAC = 2500MSPS
fDAC = 2000MSPS
fDAC = 1600MSPS
fDAC = 1250MSPS
IoutFS = 30mA, w/ 2:1 transformer
IoutFS = 20mA, w/ 2:1 transformer
IoutFS = 10mA, w/ 2:1 transformer
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
D001
D001
Figure 7. SFDR vs Output Frequency Over fDAC
Figure 8. SFDR vs Output Frequency Over IoutFS
100
90
80
70
60
50
40
30
10
PLL off
PLL on
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
0
200
400
600
800
1000
1200
1400
Frequency (MHz)
D001
D001
fref = fDAC/4, M = 32, N = 8, Prescaler = 2 for PLL On
IF = 70 MHz
Figure 9. SFDR vs Output Frequency Over Clocking Options
Figure 10. Single Tone Spectral Plot
10
0
10
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
0
0
200
400
600
800
1000
1200
1400
200
400
600
800
1000
1200
Frequency (MHz)
Frequency (MHz)
D001
D001
IF = 150 MHz
IF = 230 MHz
Figure 11. Single Tone Spectral Plot
Figure 12. Single Tone Spectral Plot
Copyright © 2015, Texas Instruments Incorporated
19
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
100
90
80
70
60
50
40
30
20
100
90
80
70
60
50
40
30
0dBFS
-6dBFS
-12dBFS
fdata = 1230MSPS, 2x interpolation
fdata = 625MSPS, 4x interpolation
fdata = 312.5MSPS, 8x interpolation
fdata = 156.25MSPS, 16x interpolation
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
D001
D001
Figure 13. IMD3 vs Output Frequency Over Input Scale
Figure 14. IMD3 vs Output Frequency Over Interpolation
100
100
90
80
70
60
50
40
30
fDAC = 2800MSPS
fDAC = 2500MSPS
fDAC = 2000MSPS
fDAC = 1600MSPS
fDAC = 1250MSPS
IoutFS = 30mA, w/ 2:1 transformer
IoutFS = 20mA, w/ 2:1 transformer
IoutFS = 10mA, w/ 2:1 transformer
90
80
70
60
50
40
30
20
10
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
D001
D001
Figure 15. IMD3 vs Output Frequency Over fDAC
Figure 16. IMD3 vs Output Frequency Over Output Current
IoutFS
100
90
80
70
60
50
40
30
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
PLL off
PLL on
-100
67.5
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
68.5
69.5
70.5
71.5
72.5
Frequency (MHz)
D001
D001
fref = fDAC/4, M = 32, N = 8, Prescaler = 2 for PLL On
IF = 70 MHz, Tone Spacing = 1 MHz
Figure 18. Two-Tone Spectral Plot
Figure 17. IMD3 vs Output Frequency Over Clocking
Options
20
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
147.5
148.5
149.5
150.5
151.5
152.5
227.5
228.5
229.5
230.5
231.5
232.5
Frequency (MHz)
Frequency (MHz)
D001
D001
IF = 150 MHz, Tone Spacing = 1 MHz
Figure 19. Two-Tone Spectral Plot
0dBFS
IF = 230 MHz, Tone Spacing = 1 MHz
Figure 20. Two-Tone Spectral Plot
170
160
150
140
130
170
160
150
140
130
-6dBFS
-12dBFS
fdata = 1230MSPS, 2x interpolation
fdata = 625MSPS, 4x interpolation
fdata = 312.5MSPS, 8x interpolation
fdata = 156.25MSPS, 16x interpolation
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
D001
D001
Figure 21. NSD vs Output Frequency Over Input Scale
Figure 22. NSD vs Output Frequency Over Interpolation
170
170
160
150
140
130
120
160
150
140
130
fDAC = 2800MSPS
fDAC = 2500MSPS
fDAC = 2000MSPS
fDAC = 1600MSPS
fDAC = 1250MSPS
IoutFS = 30mA, w/ 2:1 transformer
IoutFS = 20mA, w/ 2:1 transformer
IoutFS = 10mA, w/ 2:1 transformer
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
D001
D001
Figure 23. NSD vs Output Frequency Over fDAC
Figure 24. NSD vs Output Frequency Over Output Current
IoutFS
Copyright © 2015, Texas Instruments Incorporated
21
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
170
160
150
140
130
100
90
80
70
60
50
40
PLL off
PLL on
fDAC = 2800MSPS
fDAC = 2457.6MSPS
fDAC = 1966.08MSPS
fDAC = 1474.56MSPS
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
0
100
200
300
400
500
600
700
Output Frequency (MHz)
D001
D001
fref = fDAC/4, M = 32, N = 8, Prescaler = 2 for PLL On
Single Carrier WCDMA
Figure 25. NSD vs Output Frequency Over Clocking Options
Figure 26. ACLR (Adjacent Channel) vs Output Frequency
Over fDAC
100
90
fDAC = 2800MSPS
fDAC = 2457.6MSPS
fDAC = 1966.08MSPS
PLL off
PLL on
fDAC = 1474.56MSPS
90
80
70
60
80
70
60
50
0
100
200
300
400
500
600
700
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
Output Frequency (MHz)
D001
D001
Single Carrier WCDMA
Single Carrier WCDMA; fref = fDAC/4, M = 32, N = 8, Prescaler = 2
for PLL On
Figure 28. ACLR (Adjacent Channel) vs Output Frequency
Over Clocking Options
Figure 27. ACLR (Alternate Channel) vs Output Frequency
Over fDAC
100
110
PLL off
PLL on
Channel A&B to Channel C&D
Channel C&D to Channel A&B
100
90
80
70
60
90
80
70
60
50
40
0
50 100 150 200 250 300 350 400 450 500
Output Frequency (MHz)
0
100 200 300 400 500 600 700 800 900
Output Frequency (MHz)
D001
D001
Single Carrier WCDMA; fref = fDAC/4, M = 32, N = 8, Prescaler = 2
for PLL On
Between Channel AB pair and CD pair
Figure 29. ACLR (Alternate Channel) vs Output Frequency
Over Clocking Options
Figure 30. Channel Isolation
22
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
18
17
16
15
14
13
12
11
10
9
100
90
80
70
60
50
40
30
20
8
7
6
5
800 1050 1300 1550 1800 2050 2300 2550 2800
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
fDAC (MSPS)
D001
D001
Figure 31. VDDDAC09 Current vs fDAC
Figure 32. VDDCLK09 Current vs fDAC
700
600
500
400
300
200
300
275
250
225
200
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
D001
D001
QMC On, CMIX On, NCO On
VDDT09 = 0.9 V
Figure 33. VDDDIG09 Current vs fDAC
Figure 34. VDDT09 Current vs fDAC
45
40
35
30
25
20
15
70
65
60
55
50
800 1050 1300 1550 1800 2050 2300 2550 2800
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
fDAC (MSPS)
D001
D001
Figure 35. VDDR18 Current vs fDAC
Figure 36. VDDADAC33 Current vs fDAC
Copyright © 2015, Texas Instruments Incorporated
23
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
31
30
29
28
27
26
700
600
500
400
300
200
100
QMC On, CMIX On, NCO On
QMC Off, CMIX Off, NCO Off
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
D001
D001
Figure 37. 1.8-V Supply Current Excluding VDDR18 vs fDAC
600
Figure 38. VDDDIG09 Current vs fDAC Over Digital
Processing Functions
1400
1300
1200
1100
1000
900
1x interpolation
2x interpolation
4x interpolation
8x interpolation
16x interpolation
1x interpolation
2x interpolation
4x interpolation
8x interpolation
16x interpolation
500
400
300
200
100
800
700
600
500
400
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
D001
D001
QMC Off, CMIX Off, NCO Off, LMF = 421 for 8x interpolation; LMF
= 222 for 16x interpolation
QMC Off, CMIX Off, NCO Off; LMF = 421 for 8x interpolation; LMF
= 222 for 16x interpolation
Figure 39. VDDDIG09 Current vs fDAC Over Interpolation
Figure 40. Power Consumption vs fDAC Over Interpolation
700
1400
1x interpolation
2x interpolation
4x interpolation
8x interpolation
16x interpolation
1x interpolation
2x interpolation
1300
600
500
400
300
200
100
4x interpolation
1200
8x interpolation
16x interpolation
1100
1000
900
800
700
600
500
400
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
800 1050 1300 1550 1800 2050 2300 2550 2800
fDAC (MSPS)
D001
D001
QMC On, CMIX On, NCO On; LMF = 421 for 8x interpolation; LMF
= 222 for 16x interpolation
QMC On, CMIX On, NCO On, LMF = 421 for 8x interpolation; LMF
= 222 for 16x interpolation
Figure 41. VDDDIG09 Current vs fDAC Over Interpolation
Figure 42. Power Consumption vs fDAC Over Interpolation
24
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
* VBW 300 kHz
* SWT 2 s
* VBW 300 kHz
* SWT 2 s
Ref -16.3 dBm
* Att 5 dB
Ref -16.3 dBm
* Att 5 dB
-20
-30
-20
-30
B
B
-40
-50
-60
-70
-80
-90
-100
-110
-40
-50
-60
-70
-80
-90
-100
-110
1 RM *
CLRWR
1 RM *
CLRWR
NOR
NOR
3DB
3DB
Center 70.1 MHz
2.55 MHz/
Span 25.5 MHz
Center 150 MHz
2.55 MHz/
Span 25.5 MHz
Tx Channel W-CDMA 3GPP FWD
Bandwidth 3.84 MHz
Tx Channel W-CDMA 3GPP FWD
Bandwidth 3.84 MHz
Power -10.92 dBm
Power -10.79 dBm
Adjacent Channel
Bandwidth 3.84 MHz
Adjacent Channel
Bandwidth 3.84 MHz
Lower -82.89 dB
Upper -83.59 dB
Lower -82.24 dB
Upper -82.61 dB
Spacing 5 MHz
Spacing 5 MHz
Alternate Channel
Bandwidth 3.84 MHz
Alternate Channel
Bandwidth 3.84 MHz
Lower -85.66 dB
Upper -86.87 dB
Lower -85.70 dB
Upper -85.06 dB
Spacing 10 MHz
Spacing 10 MHz
IF = 70MHz, fDAC=2457.6MSPS
IF = 150MHz, fDAC=2457.6MSPS
Figure 43. Single Carrier W-CDMA Test Mode 1
Figure 44. Single Carrier W-CDMA Test Mode 1
* VBW 300 kHz
* SWT 2 s
* VBW 300 kHz
* SWT 2 s
Ref -22.4 dBm
* Att 5 dB
Ref -16.3 dBm
* Att 5 dB
-20
-30
-30
-40
-50
-60
-70
-80
-90
-100
A
B
-40
-50
-60
-70
-80
-90
-100
-110
1 RM *
CLRWR
1 RM *
CLRWR
NOR
NOR
-110
-120
3DB
3DB
Center 70 MHz
4.08 MHz/
Adjacent Channel
Span 40.8 MHz
Center 230 MHz
2.55 MHz/
Span 25.5 MHz
Standard: W-CDMA 3GPP FWD
Tx Channels
Tx Channel W-CDMA 3GPP FWD
Bandwidth 3.84 MHz
Power -11.09 dBm
Lower -77.45 dB
Upper -77.26 dB
Alternate Channel
Adjacent Channel
Bandwidth 3.84 MHz
Lower -78.57 dB
Upper -78.36 dB
(Ref)
Ch1 -18.14 dBm
Spacing 5 MHz
Ch2 -18.13 dBm
Ch3 -18.21 dBm
Ch4 -18.11 dBm
Lower -78.55 dB
Upper -77.12 dB
Alternate Channel
Bandwidth 3.84 MHz
Lower -83.46 dB
Upper -82.49 dB
Spacing 10 MHz
IF = 230MHz, fDAC=2457.6MSPS
Total -12.13 dBm
IF = 70MHz, fDAC=2457.6MSPS
Figure 46. Four Carrier W-CDMA Test Mode 1
Figure 45. Single Carrier W-CDMA Test Mode 1
* VBW 300 kHz
* VBW 300 kHz
* SWT 2 s
Ref -22.3 dBm
* Att 5 dB
* SWT 2 s
Ref -22.1 dBm
* Att 5 dB
-30
-40
-50
-60
-70
-80
-90
-100
-30
-40
-50
-60
-70
-80
-90
-100
A
A
1 RM *
CLRWR
1 RM *
CLRWR
NOR
NOR
-110
-120
-110
-120
3DB
3DB
Center 230 MHz
4.08 MHz/
Adjacent Channel
Span 40.8 MHz
Center 150 MHz
4.08 MHz/
Adjacent Channel
Span 40.8 MHz
Standard: W-CDMA 3GPP FWD
Tx Channels
Standard: W-CDMA 3GPP FWD
Tx Channels
Lower -74.07 dB
Upper -74.32 dB
Alternate Channel
Lower -76.87 dB
Upper -77.25 dB
Alternate Channel
(Ref)
Ch1 -18.36 dBm
(Ref)
Ch1 -18.54 dBm
Ch2 -18.37 dBm
Ch3 -18.45 dBm
Ch4 -18.35 dBm
Ch2 -18.49 dBm
Ch3 -18.61 dBm
Ch4 -18.58 dBm
Lower -77.28 dB
Upper -76.71 dB
Lower -74.90 dB
Upper -74.93 dB
Total -12.36 dBm
Total -12.54 dBm
IF = 150MHz, fDAC=2457.6MSPS
IF = 230MHz, fDAC=2457.6MSPS
Figure 47. Four Carrier W-CDMA Test Mode 1
Figure 48. Four Carrier W-CDMA Test Mode 1
Copyright © 2015, Texas Instruments Incorporated
25
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Typical Characteristics (continued)
Unless otherwise noted, all plots are at TA = 25°C, VDDDAC09, VDDCLK09, VDDDIG09 and VDDT09 are 0.9 V, other
supplies are at nominal supply voltages, fDAC = 2800 MSPS, 2x interpolation, 0dBFS digital input, 20-mA full scale output
current with 2:1 transformer, LMF = 821 and PLL is disabled.
* RBW 30 kHz
* VBW 300 kHz
* SWT 2 s
* RBW 30 kHz
* VBW 300 kHz
* SWT 2 s
Ref -19.8 dBm
* Att 5 dB
Ref -19.8 dBm
* Att 5 dB
-30
-40
-50
-60
-70
-80
-30
-40
-50
-60
-70
-80
A
A
1 RM *
CLRWR
1 RM *
CLRWR
-90
-90
NOR
NOR
-100
-110
-100
-110
Center 70 MHz
3.6 MHz/
W-CDMA 3GPP FWD
Span 36 MHz
Center 150 MHz
3.6 MHz/
W-CDMA 3GPP FWD
Span 36 MHz
Tx Channel
Bandwidth 10 MHz
Tx Channel
Bandwidth 10 MHz
Power -10.95 dBm
Power -11.08 dBm
Adjacent Channel
Bandwidth 10 MHz
Spacing 10.5 MHz
Adjacent Channel
Bandwidth 10 MHz
Spacing 10.5 MHz
Lower -78.52 dB
Upper -78.30 dB
Lower -77.90 dB
Upper -77.48 dB
IF = 70MHz, fDAC=2457.6MSPS
IF = 150MHz, fDAC=2457.6MSPS
Figure 49. 10-MHz Single Carrier LTE Test Mode 3.1
Figure 50. 10-MHz Single Carrier LTE Test Mode 3.1
* RBW 30 kHz
* VBW 300 kHz
* RBW 30 kHz
* VBW 300 kHz
Ref -19.8 dBm
* Att 5 dB
* SWT 2 s
Ref -22.2 dBm
* Att 5 dB
* SWT 2 s
-30
-40
-50
-60
-70
-80
-90
-30
-40
-50
-60
-70
-80
A
A
1 RM *
CLRWR
1 RM *
CLRWR
-90
NOR
NOR
-100
-100
-110
-110
-120
Center 230 MHz
3.6 MHz/
W-CDMA 3GPP FWD
Span 36 MHz
Center 70 MHz
7.2 MHz/
W-CDMA 3GPP FWD
Span 72 MHz
Tx Channel
Bandwidth 10 MHz
Tx Channel
Bandwidth 20 MHz
Power -11.18 dBm
Power -10.37 dBm
Adjacent Channel
Bandwidth 10 MHz
Spacing 10.5 MHz
Adjacent Channel
Bandwidth 20 MHz
Spacing 21 MHz
Lower -75.75 dB
Upper -75.41 dB
Lower -77.51 dB
Upper -77.10 dB
IF = 230MHz, fDAC=2457.6MSPS
IF = 70MHz, fDAC=2457.6MSPS
Figure 51. 10-MHz Single Carrier LTE Test Mode 3.1
Figure 52. 20-MHz Single Carrier LTE Test Mode 3.1
* RBW 30 kHz
* VBW 300 kHz
* RBW 30 kHz
* VBW 300 kHz
Ref -22.2 dBm
* Att 5 dB
* SWT 2 s
Ref -22.2 dBm
* Att 5 dB
* SWT 2 s
-30
-40
-50
-60
-70
-80
-90
-30
-40
-50
-60
-70
-80
-90
A
A
1 RM *
CLRWR
1 RM *
CLRWR
NOR
NOR
-100
-100
-110
-120
-110
-120
Center 150 MHz
7.2 MHz/
W-CDMA 3GPP FWD
Span 72 MHz
Center 230 MHz
7.2 MHz/
W-CDMA 3GPP FWD
Span 72 MHz
Tx Channel
Bandwidth 20 MHz
Tx Channel
Bandwidth 20 MHz
Power -10.52 dBm
Power -10.60 dBm
Adjacent Channel
Bandwidth 20 MHz
Spacing 21 MHz
Adjacent Channel
Bandwidth 20 MHz
Spacing 21 MHz
Lower -76.59 dB
Upper -76.45 dB
Lower -75.18 dB
Upper -75.20 dB
IF = 150MHz, fDAC=2457.6MSPS
IF = 230MHz, fDAC=2457.6MSPS
Figure 53. 20-MHz Single Carrier LTE Test Mode 3.1
Figure 54. 20-MHz Single Carrier LTE Test Mode 3.1
26
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7 Detailed Description
7.1 Overview
The DAC39J82 is a very low power, 16-bit, 2.8 GSPS digital-to-analog converter (DAC) with JESD204B interface
up to 12.5 Gbps. The maximum input data rate is 1.4 GSPS. The DAC39J82 is also pin-compatible with the 16-
bit, dual-channel, 1.6/2.5 GSPS DAC37J82/DAC38J82.
Digital data is input to the device through 1, 2, 4 or 8 configurable serial JESD204B lanes running up to 12.5
Gbps with on-chip termination and programmable equalization. The interface allows JESD204B Subclass 1
SYSREF based deterministic latency and full synchronization of multiple devices.
The device includes features that simplify the design of complex transmit architectures. Fully bypassable 2x to
16x digital interpolation filters with over 90 dB of stop-band attenuation simplify the data interface and
reconstruction filters. An on-chip 48-bit Numerically Controlled Oscillator (NCO) and independent complex mixers
allow flexible and accurate carrier placement. A high-performance low jitter PLL simplifies clocking of the device
without significant impact on the dynamic range. The digital Quadrature Modulator Correction (QMC) and Group
Delay Correction (GDC) enable complete wideband IQ compensation for gain, offset, phase, and group delay
between channels in direct up-conversion applications. A programmable Power Amplifier (PA) protection
mechanism is available to provide PA protection in cases when the abnormal power behavior of the input data is
detected.
DAC39J82 provides four analog outputs, and the data from the internal two digital paths can be routed to any
two out of these four DAC outputs via the output multiplexer.
7.2 Functional Block Diagram
DACCLKP
Low Jitter
PLL
Clock
Distribution
LVPECL
EXTIO
RBIAS
DACCLKN
1.2 V
Reference
SYSREFP
SYSREFN
Input
Mux
Output
Mux
LVPECL
IOUTAP
IOUTAN
16-b
DACA
AB
48-bit NCO
VDDT09
VDDR18
QMC
A-offset
cos
sin
FIR4
x
sin(x)
Fractional
Delay
IOUTBP
IOUTBN
16-b
DACB
xN
xN
D7P
D7N
16
Dither
DAC
Gain
x
Fractional
Delay
sin(x)
16
D0P
D0N
QMC
B-offset
IOUTCP
IOUTCN
16-b
DACC
CMIX
(± n*Fs/8)
SYNCBP
SYNCBN
IOUTDP
IOUTDN
16-b
DACD
VDDS18
AMUX0/1
IFORCE
VSENSE
JTAG
Temp
Sensor
Control Interface
Copyright © 2015, Texas Instruments Incorporated
27
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.3 Feature Description
7.3.1 Serdes Input
The RX[7:0]P/N differential inputs are each internally terminated to a common point via 50 Ω, as shown in
Figure 55.
RXP
0.7V
50O
To
TERM
=001
Equalizer
&
Samplers
Level
Shift
TERM
=100
50pF
TERM
=101
50O
0.25V
RXN
Figure 55. Serial Lane Input Termination
Common mode termination is via a 50-pF capacitor to GND. The common mode voltage and termination of the
differential signal can be controlled in a number of ways to suit a variety of applications via rw_cfgrx0 [10:8]
(TERM), as described in Table 1.
(Note: AC coupling is recommended for JESD204B compliance.)
Table 1. Receiver Termination Selection
TERM
EFFECT
000 Reserved
001 Common point set to 0.7 V. This configuration is for AC coupled systems. The transmitter has no effect on the receiver common
mode, which is set to optimize the input sensitivity of the receiver.
01x Reserved
100 Common point set to GND. This configuration is for applications that require a 0-V common mode.
101 Common point set to 0.25 V. This configuration is for applications that require a low common mode.
110 Reserved
111 Common point floating. This configuration is for DC coupled systems in which the common mode voltage is set by the attached
transmit link parter to 0 and 0.6 V. Note: this mode is not compatible with JESD204B.
Data input is sampled by the differential sensing amplifier using clocks derived from the clock recovery algorithm.
The polarity of RXP and RXN can be inverted by setting the INVPAIR [7:0] bit of the corresponding lane to “1”.
This can potentially simplify PCB layout and improve signal integrity by avoiding the need to swap over the
differential signal traces.
Due to processing effects, the devices in the RXP and RXN differential sense amplifiers will not be perfectly
matched and there will be some offset in switching threshold. DAC39J82 contains circuitry to detect and correct
for this offset. This feature can be enabled by setting the rw_cfgrx0 [23] (ENOC) bit to “1”. It is anticipated the
most users will enable this feature. During the compensation process, rw_cfgrx0 [25:24] (LOOPBACK) bit must
be set to “00”.
7.3.2 Serdes Rate
The DAC39J82 has 8 configurable JESD204B serial lanes. The highest speed of each SerDes lane is 12.5
Gbps. Because the primary operating frequency of the SerDes is determined by its reference clock and PLL
multiplication factor, there is a limit on the lowest SerDes rate supported, refer to Table 2 for details. To support
lower speed application, each receiver should be configured to operate at half, quarter or eighth of the full rate
via rw_cfgrx0 [6:5] (RATE).
28
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
RATE
ZHCSD92 –JANUARY 2015
Table 2. Lane Rate Selection
EFFECT
00
01
10
11
Full rate. Four data samples taken per SerDes PLL output clock cycle.
Half rate. Two data samples taken per SerDes PLL output clock cycle..
Quarter rate. One data samples taken per SerDes PLL output clock cycle.
Eighth rate. One data samples taken every two SerDes PLL output clock cycles.
7.3.3 Serdes PLL
The DAC39J82 has two integrated PLLs, one PLL is to provide the clocking of DAC, which will be discussed in a
DAC PLL section; the other PLL is to provide the clocking for the high speed SerDes. The reference frequency of
the SerDes PLL can be in the range of 100-800MHz nominal, and 300-800 MHz optimal.
The reference frequency is derived from DACCLK divided down based on the serdes_refclk_div programming,
as shown in Figure 56.
External Loop
Filter
DAC PLL
DACCLKP
DACCLKN
N
PFD &
CP
Prescaler
DACCLK
Divider
VCO
Internal Loop
Filter
M
Divider
0
1
REFCLK for
SerDes PLL
Divider
mem_serdes_refclk_sel
mem_serdes_refclk_div
Figure 56. Reference Clock of SerDes PLL
During normal operation, the clock generated by PLL will be 4-25 times the reference frequency, according to the
multiply factor selected via rw_cfgpll [8:1] (MPY). In order to select the appropriate multiply factor and refclkp/n
frequency, it is first necessary to determine the required PLL output clock frequency. The relationship between
the PLL output clock frequency and the lane rate is shown in Table 3. Having computed the PLL output
frequency, the reference frequency can be obtained by dividing this by the multiply factor specified via MPY.
NOTE
High multiplication factor settings will be especially sensitive to reference clock jitter and
should not be employed without prior consultation with TI.
Table 3. Relationship Between Lane Rate and SerDes PLL Output Frequency
RATE
Full
LINE RATE
x Gbps
PLL OUTPUT FREQUENCY
0.25x GHz
Half
x Gbps
0.5x GHz
Copyright © 2015, Texas Instruments Incorporated
29
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 3. Relationship Between Lane Rate and SerDes PLL Output
Frequency (continued)
RATE
Quarter
Eigth
LINE RATE
x Gbps
PLL OUTPUT FREQUENCY
1x GHz
2x GHz
x Gbps
Table 4. SerDes PLL Modes Selection
MPY
EFFECT
4x
00010000
00010100
00011000
00100000
00100001
00101000
00110000
00110010
00111100
01000000
01000010
01010000
01011000
01100100
Other codes
5x
6x
8x
8.25x
10x
12x
12.5x
15x
16x
16.5x
20x
22x
25x
reserved
The wide range of multiply factors combined with the different rate modes means it will often be possible to
achieve a given line rate from multiple different reference frequencies. The configuration which utilizes the
highest reference frequency achievable is always preferable.
The SerDes PLL VCO must be in the nominal range of 1.5625 - 3.125 GHz. It is necessary to adjust the loop
filter depending on the operating frequency of the VCO. To indicate the selection the user must set the rw_cfgpll
[9] (VRANGE) bit. If the PLL output frequency is below 2.17 GHz, VRANGE should be set high.
Performance of the integrated PLL can be optimized according to the jitter characteristics of the reference clock
by setting the appropriate loop bandwidth via rw_cfgpll [12:11] (LB) bits. The loop bandwidth is obtained by
dividing the reference frequency by BWSCALE, where the BWSCALE is a function of both LB and PLL output
frequency as shown in Table 5.
Table 5. SerDes PLL Loop Bandwidth Selection
BWSCALE vs PLL OUTPUT FREQUENCY
LB
EFFECT
3.125 GHz
2.17 GHz
1.5625 GHz
00
01
10
11
Medium loop bandwidth
Ultra high loop bandwidth
Low loop bandwidth
13
7
14
8
16
8
21
10
23
11
30
14
High loop bandwidth
An approximate loop bandwidth of 8–30 MHz is suitable and recommended for most systems where the
reference clock is via low jitter clock input buffer. For systems where the reference clock is via a low jitter input
cell, but of low quality, an approximate loop bandwidth of less than 8 MHz may offer better performance. For
systems where the reference clock is cleaned via an ultra low jitter LC-based cleaner PLL, a high loop bandwidth
up to 60MHz is more appropriate. Note that the use of ultra high loop bandwidth setting is not recommended for
PLL multiply factor of less than 8.
30
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
A free running clock output is available when rw_cfgpll [15:14] (ENDIVCLK) is set high. It runs at a fixed
divided-by-5 of the PLL output frequency and has a duty cycle of 50%. A divided-by-16 of this free running clock
can be configured to come out the alarm pin during digital test, see dtest [11:8] for the specific configuration
needed.
7.3.4 Serdes Equalizer
All channels of the DAC39J82 incorporate an adaptive equalizer, which can compensate for channel insertion
loss by attenuating the low frequency components with respect to the high frequency components of the signal,
thereby reducing inter-symbol interference. Figure 57 shows the response of the equalizer, which can be
expressed in terms of the amount of low frequency gain and the frequency up to which this gain is applied (i.e.,
the frequency of the ’zero’). Above the zero frequency, the gain increases at 6dB/octave until it reaches the high
frequency gain.
dB
6
-6.3
Log10MHz
108
414
Frequency
Figure 57. Equalizer Frequency Response
The equalizer can be configured via rw_cfgrx0[21:19] (EQ) and rx_cfgrx0[22] (EQHLD). Table 6 and Table 7
summarize the options. When enabled, the receiver equalization logic analyzes data patterns and transition times
to determine whether the low frequency gain should be increased or decreased. The decision logic is
implemented as a voting algorithm with a relatively long analysis interval. The slow time constant that results
reduces the probability of incorrect decisions but allows the equalizer to compensate for the relatively stable
response of the channel. The lock time for the adaptive equalizer is data dependent, and so it is not possible to
specify a generally applicable absolute limit. However, assuming random data, the maximum lock time will be
6x106 divided by the CDR activity level. For CDR (rw_cfgrx0[18:16]) = 110, this is 1.5x106UI.
When EQ[2] = 0, finer control of gain boost is available using the EQBOOSTi IEEE1500 tuning chain field, as
shown in Table 8.
Table 6. Receiver Equalization Configuration
EQ
EFFECT
No equalization. The equalizer provides a flat response at the maximum gain. This setting may be appropriate
if jitter at the receiver occurs predominantly as a result of crosstalk rather than frequency dependent loss.
0
1
Fully adaptive equalization. The zero position is determined by the selected operating rate, and the low
frequency gain of the equalizer is determined algorithmically by analyzing the data patterns and transition
positions in the received data. This setting should be used for most applications.
[1:0]
Precursor equalization analysis. The data patterns and transition positions in the received data are analyzed
to determine whether the transmit link partner is applying more or less precursor equalization than necessary.
10
11
Postcursor equalization analysis. The data patterns and transition positions in the received data are analyzed
to determine whether the transmit link partner is applying more or less postcursor equalization than
necessary.
0
1
Default
[2]
Boost. Equalizer gain boosted by 6dB, with a 20% reduction in bandwidth, and an increase of 5mW power
consumption. May improve performance over long links.
Copyright © 2015, Texas Instruments Incorporated
31
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 7. Receiver Equalizer Hold
EQHOLD
EFFECT
0
1
Equalizer adaption enabled. The equalizer adaption and analysis algorithm is enabled. This should be the default state.
Equalizer adaption held. The equalizer is held in it’s current state. Additionally, the adaption and analysis algorithm is reset. See
section 7.2.5.1 for further details..
Table 8. Receiver Equalizer Gain Boost
EQBoost
VALUE
GAIN BOOST
(dB)
BANDWIDTH CHANGE
(%)
POWER INCREASE
(mW)
0
1
0
2
4
6
0
0
0
5
5
–30
10
10
11
–20
When EQ is set to 010 or 011, the equalizer is reconfigured to provide analytical data about the amount of pre
and post cursor equalization respectively present in the received signal. This can in turn be used to adjust the
equalization settings of the transmitting link partner, where a suitable mechanism for communicating this data
back to the transmitter exists. Status information is provided viadtest[11:8] (EQOVER, EQUNDER), by using the
following method:
1. Enable the equalizer by setting EQHLD low and EQ to 001. Allow sufficient time for the equalizer to adapt;
2. Set EQHLD to 1 to lock the equalizer and reset the adaption algorithm. This also causes both EQOVER and
EQUNDER to become low;
3. Wait at least 48UI, and proportionately longer if the CDR activity is less than 100%, to ensure the 1 on
EQHLD is sampled and acted upon;
4. Set EQ to 010 or 011, and EQHLD to 0. The equalization characteristics of the received signal are analyzed
(the equalizer response will continue to be locked);
5. Wait at least 150×103UI to allow time for the analysis to occur, proportionately longer if the CDR activity is
less than 100%;
6. Examine EQOVER and EQUNDER for results of analysis.
–
–
If EQOVER is high, it indicates the signal is over equalized;
If EQUNDER is high, it indicates the signal is under equalized;
7. Set EQHLD to 1;
8. Repeat items 3–7 if required;
9. Set EQ to 001, and EQHLD to 0 to exit analysis mode and return to normal adaptive equalization.
Note that when changing EQ from one non-zero value to another, EQHLD must already be 1. If this is not the
case, there is a chance the equalizer could be reset by a transitory input state (i.e., if EQ is momentarily 000).
EQHLD can be set to 0 at the same time as EQ is changed.
As the equalizer adaption algorithm is designed to equalize the post cursor, EQOVER or EQUNDER will only be
set during post cursor analysis if the amount of post cursor equalization required is more or less than the
adaptive equalizer can provide.
7.3.5 JESD204B Descrambler
The descrambler is a 16-bit parallel self-synchronous descrambler based on the polynomial 1 + x14 + x15. From
the JESD204B specification, the scrambling/descrambling process only occurs on the user data, not on the code
group synchronization or the ILA sequence. The descrambler output can be selected to sent out during JESD
test, see jesd_testbus_sel for the specific configuration needed.
7.3.6 JESD204B Frame Assembly
The JESD204B defines the following parameters:
•
•
•
L is the number of lanes per link
M is the number of converters per device
F is the number of octets per frame clock period
32
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
•
•
S is the number of samples per frame
HD is the High-Density bit which controls whether a sample may be divided over more lanes.
Table 9 list the available JESD204B formats for the DAC39J82. Table 10 and Table 11 list the speed limits of
DAC39J82. The ranges are limited by the Serdes PLL VCO frequency range, the Serdes PLL reference clock
range, the maximum Serdes line rate, and the maximum DAC sample frequency.
Table 9. JESD204B Frame Assembly Byte Representation
LMF = 821
LMF = 421
LMF = 222
LMF = 124
Lane 0
Lane 1
Lane 2
Lane 3
Lane 4
Lane 5
Lane 6
Lane 7
Copyright © 2015, Texas Instruments Incorporated
33
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 10. DAC39J82 Speed Limits
Max
fSERDES
(Gbps)
Min fSERDES
(Gbps)
Min fDATA
(MSPS)
Max fDATA
(MSPS)
Min fDAC
(MSPS)
Max fDAC
(MSPS)
Max BW
(MHz)
L
M
F
S
HD INTERPOLATION
8
2
1
2
1
1
0
0
1
2
0.78125
0.78125
0.78125
0.78125
N/A
7
156.25
156.25
156.25
156.25
N/A
1400
1400
700
156.25
312.5
625
1400
2800
2800
2800
N/A
1400
1120
560
280
N/A
1250
1000
500
280
140
625
500
500
280
140
N/A
250
250
250
140
7
4
3.5
1.75
N/A
12.5
12.5
7
8
350
1250
N/A
16
1
N/A
4
2
1
2
2
2
1
2
4
1
1
1
1
100
1250
1250
700
100
1250
2500
2800
2800
2800
625
2
0.78125
0.78125
0.78125
0.78125
2
78.125
78.125
78.125
78.125
100
156.25
312.5
625
4
8
3.5
1.75
12.5
12.5
12.5
7
350
16
1
175
1250
100
625
2
1
50
625
100
1250
2500
2800
2800
N/A
4
0.78125
0.78125
0.78125
N/A
39.0625
39.0625
39.0625
N/A
625
156.25
312.5
625
8
350
16
1
3.5
N/A
12.5
12.5
12.5
7
175
N/A
N/A
2
2
50
312.5
312.5
312.5
175
100
625
4
1.5625
1.5625
1.5625
39.0625
39.0625
39.0625
156.25
312.5
625
1250
2500
2800
8
16
L = # of lanes
M = # of DACs
F = # of Octets per lane per frame cycle
S = # of Samples per DAC per frame cycle
HD = High density mode
fSERDES = Serdes line rate
fDATA = Input data rate per DAC
fDAC = Output sample rate
BW = Complex bandwidth (= fDATA × 0.8 with interpolation, = fDATA without interpolation)
34
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.3.7 Serial Peripheral Interface (SPI)
The serial port of the DAC39J82 is a flexible serial interface which communicates with industry standard
microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the
operating modes of the DAC39J82. It is compatible with most synchronous transfer formats and can be
configured as a 3 or 4 pin interface by sif4_ena in register config2. In both configurations, SCLK is the serial
interface input clock and SDENB is serial interface enable. For 3 pin configuration, SDIO is a bidirectional pin for
both data in and data out. For 4 pin configuration, SDIO is bidirectional and SDO is data out only. Data is input
into the device with the rising edge of SCLK. Data is output from the device on the falling edge of SCLK.
Each read/write operation is framed by signal SDENB (Serial Data Enable Bar) asserted low. The first frame byte
is the instruction cycle which identifies the following data transfer cycle as read or write as well as the 7-bit
address to be accessed. Table 11 indicates the function of each bit in the instruction cycle and is followed by a
detailed description of each bit. The data transfer cycle consists of two bytes.
Table 11. Instruction Byte of the Serial Interface
BIT
7 (MSB)
6
5
4
3
2
1
0 (LSB)
Description
R/W
A6
A5
A4
A3
A2
A1
A0
R/W
Identifies the following data transfer cycle as a read or write operation. A high indicates a read
operation from the DAC39J82 and a low indicates a write operation to the DAC39J82.
[A6 : A0] Identifies the address of the register to be accessed during the read or write operation.
Figure 58 shows the serial interface timing diagram for a DAC39J82 write operation. SCLK is the serial interface
clock input to the DAC39J82. Serial data enable SDENB is an active low input to the DAC39J82. SDIO is serial
data in. Input data to the DAC39J82 is clocked on the rising edges of SCLK.
Instruction Cycle
Data Transfer Cycle
SDENB
SCLK
SDIO
rwb
A6
A5
A4
A3
A2
A1
tSCLK
A0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
tS(SDENB)
SDENB
SCLK
SDIO
tS(SDIO) tH(SDIO)
Figure 58. Serial Interface Write Timing Diagram
Figure 59 shows the serial interface timing diagram for a DAC39J82 read operation. SCLK is the serial interface
clock input to the DAC39J82. Serial data enable SDENB is an active low input to the DAC39J82. SDIO is serial
data in during the instruction cycle. In 3 pin configuration, SDIO is data out from the DAC39J82 during the data
transfer cycle, while SDO is in a high-impedance state. In 4 pin configuration, both SDIO and SDO are data out
from the DAC39J82 during the data transfer cycle. At the end of the data transfer, SDIO and SDO will output low
on the final falling edge of SCLK until the rising edge of SDENB when they will 3-state.
Copyright © 2015, Texas Instruments Incorporated
35
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Instruction Cycle
Data Transfer Cycle
SDENB
SCLK
rwb
A6
A5
A4
A3
A2
A1
A0
D15
D15
D14
D14
D13
D13
D12
D12
D11
D11
D10
D10
D9
D9
D8
D8
D7
D7
D6
D6
D5
D5
D4
D4
D3
D3
D2
D2
D1
D1
D0
D0
SDIO
SDO
SDENB
SCLK
SDIO
SDO
Data n
Data n-1
td(Data)
Figure 59. Serial Interface Read Timing Diagram
In the SIF interface there are four types of registers:
•
NORMAL: The NORMAL register type allows data to be written and read from. All 16-bits of the data are
registered at the same time. There is no synchronizing with an internal clock thus all register writes are
asynchronous with respect to internal clocks. There are three subtypes of NORMAL:
–
AUTOSYNC: A NORMAL register that causes a sync to be generated after the write is finished. These are
used when it is desirable to synchronize the block after writing the register or in the case of a single field
that spans across multiple registers. For instance, the NCO requires three 16-bit register writes to set the
frequency. Upon writing the last of these registers an autosync is generated to deliver the entire field to
the NCO block at once, rather than in pieces after each individual register write. For a field that spans
multiple registers, all non-AUTOSYNC registers for the field must be written first before the actual
AUTOSYNC register.
–
No RESET Value: These are NORMAL registers, but the reset value cannot be guaranteed. This could
be because the register has some read_only bits or some internal logic partially controls the bit values.
•
•
READ_ONLY: Registers that can be read from but not written to.
WRITE_TO_CLEAR: These registers are just like NORMAL registers with one exception. They can be written
and read, however, when the internal logic asynchronously sets a bit high in one of these registers, that bit
stays high until it is written to ‘0’. This way interrupts will be captured and stay constant until cleared by the
user. In the DAC39J82, register config100-108 are WRTE_TO_CLEAR registers.
7.3.8 Multi-Device Synchronization
In many applications, such as multi-antenna systems where the various transmit channels information is
correlated, it is required that the latency across the link is deterministic and multiple DAC devices are completely
synchronized such that their outputs are phase aligned. The DAC39J82 achieves the deterministic latency using
SYSREF (JESD204B Subclass 1).
SYSREF is generated from the same clock domain as DACCLK, and is sampled at the rising edges of the device
clock. It can be periodic, single-shot or “gapped” periodic. After having resynchronized its local multiframe clock
(LMFC) to SYSREF, the DAC will request a link re-initialization via SYNC interface. Processing of the signal on
the SYSREF input can be enabled and disabled via the SPI interface.
7.3.9 Input Multiplexer
The DAC39J82 includes a multiplexer after the JESD204B interface that allows any input stream A-B to be
routed to any signal cannel A-B. See pathx_in_sel for details on how to configure the cross-bar switches.
36
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.3.10 FIR Filters
Figure 60 through Figure 63 show the magnitude spectrum response for the FIR0, FIR1, FIR2 and FIR3
interpolating filters where fIN is the input data rate to the FIR filter. Figure 64 to Figure 67 show the composite
filter response for 2x, 4x, 8x and 16x interpolation. The transition band for all interpolation settings is from 0.4 to
0.6 x fDATA (the input data rate to the device) with < 0.001dB of pass-band ripple and > 90 dB stop-band
attenuation.
The DAC39J82 includes a no interpolation 1x mode. However, the input data rate in this mode is limited to 1230
MSPS. See more details in Table 10.
The DAC39J82 also has a 9-tap inverse sinc filter (FIR4) that runs at the DAC update rate (fDAC) that can be
used to flatten the frequency response of the sample-and-hold output. The DAC sample-and-hold output sets the
output current and holds it constant for one DAC clock cycle until the next sample, resulting in the well-known
sin(x)/x or sinc(x) frequency response (Figure 68, red line). The inverse sinc filter response (Figure 68, blue line)
has the opposite frequency response from 0 to 0.4 x Fdac, resulting in the combined response (Figure 68, green
line). Between 0 to 0.4 x fDAC, the inverse sinc filter compensates the sample-and-hold roll-off with less than 0.03
dB error.
The inverse sinc filter has a gain > 1 at all frequencies. Therefore, the signal input to FIR4 must be reduced from
full scale to prevent saturation in the filter. The amount of back-off required depends on the signal frequency, and
is set such that at the signal frequencies the combination of the input signal and filter response is less than 1 (0
dB). For example, if the signal input to FIR4 is at 0.25 x fDAC, the response of FIR4 is 0.9 dB, and the signal must
be backed off from full scale by 0.9 dB to avoid saturation. The gain function in the QMC blocks can be used to
reduce the amplitude of the input signal. The advantage of FIR4 having a positive gain at all frequencies is that
the user is then able to optimize the back-off of the signal based on its frequency.
The filter taps for all digital filters are listed in Table 14. Note that the loss of signal amplitude may result in lower
SNR due to decrease in signal amplitude.
20
0
20
0
–20
–20
–40
–40
–60
–60
–80
–80
–100
–120
–140
–160
–100
–120
–140
–160
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
f/fIN
1
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
f/fIN
1
G048
G049
Figure 60. Magnitude Spectrum for FIR0
Figure 61. Magnitude Spectrum for FIR1
Copyright © 2015, Texas Instruments Incorporated
37
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
20
0
20
0
–20
–20
–40
–40
–60
–60
–80
–80
–100
–120
–140
–160
–100
–120
–140
–160
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
1
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
1
f/fIN
f/fIN
G050
G051
Figure 62. Magnitude Spectrum for FIR2
Figure 63. Magnitude Spectrum for FIR3
20
0
20
0
–20
–20
–40
–40
–60
–60
–80
–80
–100
–120
–140
–160
–100
–120
–140
–160
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
f/fDATA
1
0
0.2 0.4 0.6 0.8
1
1.2 1.4 1.6 1.8
2
f/fDATA
G052
G053
Figure 64. 2x Interpolation Composite Response
Figure 65. 4x Interpolation Composite Response
20
0
20
0
–20
–20
–40
–40
–60
–60
–80
–80
–100
–120
–140
–160
–100
–120
–140
–160
0
0.5
1
1.5
2
2.5
3
3.5
4
0
1
2
3
4
5
6
7
8
f/fDATA
f/fDATA
G054
G055
Figure 66. 8x Interpolation Composite Response
Figure 67. 16x Interpolation Composite Response
38
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
4
3
FIR4
2
1
Corrected
0
–1
–2
–3
–4
sin(x)/x
0
0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5
f/fDAC
G056
Figure 68. Magnitude Spectrum for Inverse Sinc Filter
Copyright © 2015, Texas Instruments Incorporated
39
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 12. FIR Filter Coefficients
NON-INTERPOLATING
INVERSE-SINC FILTER
2x INTERPOLATING HALF-BAND FILTERS
FIR0
FIR1
FIR2
FIR3
FIR4
59 Taps
23 Taps
11 Taps
11 Taps
9 Taps
6
0
6
0
–12
0
–12
0
29
0
29
0
3
0
3
0
1
1
–4
–4
–19
0
–19
0
84
0
84
–214
0
–214
0
–25
0
–25
0
13
13
0
–50
–50
(1)
47
47
–336
0
–336
0
1209
1209
150
150
592
(1)
(1)
0
0
2048
256
–100
0
–100
0
1006
0
1006
0
192
0
192
0
–2691
0
–2691
0
–342
0
–342
0
10141
10141
(1)
16384
572
0
572
0
–914
0
–914
0
1409
0
1409
0
–2119
0
–2119
0
3152
0
3152
0
–4729
0
–4729
0
7420
0
7420
0
–13334
0
–13334
0
41527
41527
(1)
65536
(1) Center taps are highlighted in BOLD.
7.3.11 Full Complex Mixer
The DAC39J82 has a full complex mixer (FMIX) block with a Numerically Controlled Oscillator (NCO) that
enables flexible frequency placement without imposing additional limitations in the signal bandwidth. The NCO
has a 48-bit frequency register (phaseaddab (47:0)) and 16-bit phase register (phaseoffsetab (15:0)) that
generate the sine and cosine terms for the complex mixing. The NCO block diagram is shown in Figure 69.
40
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
48
16
sin
Accumulator
CLK RESET
48
48
48
16
16
Look Up
Table
Frequency
Register
16
cos
16
FDAC
NCO SYNC
via
syncsel_NCO(3:0)
Phase
Register
Figure 69. NCO Block Diagram
Synchronization of the NCO occurs by resetting the NCO accumulator to zero. The synchronization source is
selected by syncsel_NCO (3:0) in config31. The frequency word in the phaseaddab (47:0) register is added to
the accumulator every clock cycle, fDAC. The output frequency of the NCO is:
ƒreq´ ƒNCO _ CLK
ƒNCO
=
248
Treating the complex channel in the DAC39J82 as a complex vector of the form I + j Q, the output of FMIX
IOUT(t) and QOUT(t) is
IOUT(t) = (IIN(t)cos(2πfNCOt + δ) – QIN(t)sin(2πfNCOt + δ)) x 2(mixer_gain – 1)
QOUT(t) = (IIN(t)sin(2πfNCOt + δ) + QIN(t)cos(2π fNCOt + δ)) x 2(mixer_gain – 1)
where t is the time since the last resetting of the NCO accumulator, δ is the phase offset value and mixer_gain is
either 0 or 1. δ is given by:
16
δ = 2π × phase_offsetAB(15:0)/2
A block diagram of the mixer is shown in Figure 70. The complex mixer can be used as a digital quadrature
modulator with a real output simply by only using the IOUT branch and ignoring the QOUT branch.
16
16
IIN(t)
IOUT(t)
16
QIN(t)
16
QOUT(t)
16
16
cosine
sine
Figure 70. Complex Mixer Block Diagram
The maximum output amplitude of FMIX occurs if IIN(t) and QIN(t) are simultaneously full scale amplitude and the
sine and cosine arguments are equal to 2π × fNCOt + δ (2N-1) x π/4 (N = 1, 2, ...).
Copyright © 2015, Texas Instruments Incorporated
41
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
With mixer_gain = 0 in config2, the gain through FMIX is sqrt(2)/2 or –3 dB. This loss in signal power is in most
cases undesirable, and it is recommended that the gain function of the QMC block be used to increase the signal
by 3 dB to compensate. With mixer_gain = 1, the gain through FMIX is sqrt(2) or +3 dB, which can cause
clipping of the signal if IIN(t) and QIN(t) are simultaneously near full scale amplitude and should therefore be used
with caution.
7.3.12 Coarse Mixer
In addition to the full complex mixer the DAC39J82 also has a coarse mixer block capable of shifting the input
signal spectrum by the fixed mixing frequencies ±n × fS/8. Using the coarse mixer instead of the full mixer will
result in lower power consumption.
Treating the complex channel as a complex vector of the form I(t) + j Q(t), the outputs of the coarse mixer, IOUT(t)
and QOUT(t) are equivalent to:
IOUT(t) = I(t)cos(2πfCMIXt) – Q(t)sin(2πfCMIXt)
QOUT(t) = I(t)sin(2πfCMIXt) + Q(t)cos(2πfCMIXt)
where fCMIX is the fixed mixing frequency selected by cmix=(fs8, fs4, fs2, fsm4). The mixing combinations are
described in Table 13.
Table 13. Coarse Mixer Combinations
Fs/8 MIXER
cmix(3)
Fs/4 MIXER
cmix(2)
Fs/2 MIXER
cmix(1)
-Fs/4 MIXER
cmix(0)
cmix(3:0)
MIXING MODE
0000
0001
Disabled
Disabled
Disabled
Disabled
Enabled
Enabled
Enabled
Enabled
—
Disabled
Disabled
Disabled
Enabled
Disabled
Disabled
Enabled
Enabled
—
Disabled
Disabled
Enabled
Disabled
Disabled
Enabled
Disabled
Enabled
—
Disabled
Enabled
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
—
No mixing
–Fs/4
0010
Fs/2
0100
+Fs/4
1000
+Fs/8
1010
–3Fs/8
1100
+3Fs/8
1110
–Fs/8
All others
Not recommended
7.3.13 Dithering
The DAC39J82 supports the addition of a band limited dither to the DAC output after the complex mixer. This
feature is enabled by set dither_ena to “1” and can be useful in reducing the high order harmonics. The
generated dithering sequence can be optionally up-converted to an offset of Fs/2 by setting dither_mixer_ena to
“1”. The added dithering sequence has variable amplitude in 6 dB steps via dither_sra_sel.
7.3.14 Quadrature Modulation Correction (QMC)
7.3.14.1 Gain and Phase Correction
The DAC39J82 includes a Quadrature Modulator Correction (QMC) block. The QMC blocks provide a mean for
changing the gain and phase of the complex signals to compensate for any I and Q imbalances present in an
analog quadrature modulator. The block diagram for the QMC block is shown in Figure 71. The QMC block
contains 3 programmable parameters.
Registers mem_qmc_gaina (10:0) and mem_qmc_gainb (10:0) controls the I and Q path gains and is an 11-bit
unsigned value with a range of 0 to 1.9990 and the default gain is 1.0000. The implied decimal point for the
multiplication is between bit 9 and bit 10. The resolution allows suppression to > 65 dBc for a frequency
independent IQ imbalance (the fine delay FIR block also contains gain control through the filter taps or inverse
gain block that allows control with > 20 bits resolution, which can be used to improve the sideband suppression).
Register mem_qmc_phaseab (11:0) control the phase imbalance between I and Q and are a 12-bit values with
a range of –0.5 to approximately 0.49975. The QMC phase term is not a direct phase rotation but a constant that
is multiplied by each "Q" sample then summed into the "I" sample path. This is an approximation of a true phase
rotation in order to keep the implementation simple. The resolution of the phase term allows suppression to > 80
dBc for a frequency independent IQ imbalance.
42
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
LO feed-through can be minimized by adjusting the DAC offset feature described below.
qmc_gainA/C(10:0)
11
16
16
I Data In
I Data Out
x
G
12
qmc_phaseAB/CD(11:0)
x
16
16
Q Data In
Q Data Out
x
11
qmc_gainB/D(10:0)
Figure 71. QMC Block Diagram
7.3.14.2 Offset Correction
Registers mem_qmc_offseta (12:0) and mem_qmc_offsetb (12:0) can be used to independently adjust the DC
offsets of each channel. The offset values are in represented in 2s-complement format with a range from –4096
to 4095. The LSB resolution of the offset allows LO suppression to better than 90 dBFS.
The offset value adds a digital offset to the digital data before digital-to-analog conversion. Since the offset is
added directly to the data it may be necessary to back off the signal to prevent saturation. Both data and offset
values are LSB aligned.
qmc_offsetA
{-4096, -4095, «ꢀ, 4095}
13
16
16
16
16
A Data In
B Data In
A Data Out
B Data Out
G
G
13
qmc_offsetB
{-4096, -4095, «ꢀ, 4095}
Figure 72. Digital Offset Block Diagram
7.3.15 Group Delay Correction Block
A complex transmitter system typically is consisted of a DAC, reconstruction filter network, and I/Q modulator.
Besides the gain and phase mismatch contribution, there could also be timing mismatch contribution from each
components. For instance, the timing mismatch could come from the PCB trace length variation between the I
and Q channels and the group delay variation from the reconstruction filter. This timing mismatch in the complex
transmitter system creates phase mismatch that varies linearly with respect to frequency. To compensate for the
I/Q imbalances due to this mismatch, the DAC39J82 has group delay correction block for each DAC channel.
Copyright © 2015, Texas Instruments Incorporated
43
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
The DAC39J82 incorporates a FIR filter for small fractional group delay and 2 FIR filters for large fractional group
delay. The input data to this block consists of a complex data (I/Q) channel i.e. 2 buses of 16-bit data. Control
bits from configuration registers select the data path for all inputs through this block. Each input can either go
through the small fractional delay filter (while its conjugate part goes through the matched delay line) or bypass
the small fractional delay sub-block completely (matched delay line is bypassed for the conjugate part). The input
to the large fractional delay F can either come from the output of small fractional delay sub-block or the original
input to the block. The large fractional delay sub-block can also be completely bypassed if desired.
The DAC39J82 also include an integer delay block following each large fractional group delay filter, which can
further delay the DAC output by [0-3]×Tdac. Channel A&B share the same control signal output_delayab, and
channel C&D share the same control signal output_delaycd, which means that channel A&B have the same
integer delay, and channel C&D have the same integer delay.
mem_sfrac_sel_ab
mem_lfrac_sel_ab
Ain
Small
Large
Integer
Delay
Aout
mem_output_delayab
Bout
Fractional
Delay FIR
Fractional
Delay FIR
mem_sfrac_ena_ab
mem_lfrac_ena_ab
Bin
Large
Fractional
Delay FIR
Matched
Delay Line
Integer
Delay
mem_sfrac_sel_ab
mem_sfrac_sel_ab
mem_lfrac_sel_ab
mem_lfrac_sel_ab
Cin
Small
Large
Integer
Delay
Fractional
Delay FIR
Fractional
Delay FIR
Cout
mem_sfrac_ena_ab
mem_lfrac_ena_ab
mem_output_delaycd
Din
Large
Fractional
Delay FIR
Matched
Delay Line
Integer
Delay
Dout
mem_output_delaycd
mem_sfrac_sel_ab
mem_lfrac_sel_ab
Figure 73. Diagram of Group Delay Correction
44
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.3.15.1 Fine Fractional Delay FIR Filter
The coefficients of the FIR filters for small fractional delay are programmable to user defined values which allows
users to implement their own filter transfer functions. Filter designs supporting group delay variation in the range
[0.002 0.198]×Tdac, where T is the time period of DAC Clock, is listed in Table 15. The bit widths of all
coefficients are fixed, which puts limits on the range of values each coefficient can acquire.
Table 14. Small Fractional Delay FIR Coefficient Range
COEFFICIENT
RANGE
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
[–2,1]
[–16,15]
[–128,127]
[–512,511]
[–262144,262143]
[–512,511]
[–256,255]
[–64,63]
[–16,15]
[–2,1]
Table 15. Example Coefficient Sets for the Small Fractional Delay
InvGain
NUMERATOR
DELAY
[Tdac]
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
64
64
64
64
64
64
63
63
63
63
63
63
63
63
63
63
63
63
62
62
62
62
62
62
62
62
62
62
–273
-272
-271
-270
-270
-269
-269
-268
-267
-267
-266
-265
-265
-264
-263
-263
-262
-262
-261
-261
-260
-259
-259
-258
-257
-257
-256
-256
195897
97872
65138
48873
39068
32555
27892
24387
21666
19496
17722
16235
14981
13907
12973
12159
11439
10798
10227
9714
393
393
394
395
395
396
396
397
398
398
399
400
400
401
402
402
403
404
404
405
406
406
407
408
408
409
410
411
-137
-137
-137
-137
-137
-137
-137
-138
-138
-138
-138
-138
-138
-138
-138
-138
-138
-138
-139
-139
-139
-139
-139
-139
-139
-139
-139
-139
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
5479
10963
16465
21936
27431
32904
38390
43889
49377
54850
60309
65797
71274
76734
82210
87674
93134
98608
104075
109510
114974
120415
125878
131312
136748
142161
147593
152998
0.002
0.004
0.006
0.008
0.01
0.012
0.014
0.016
0.018
0.02
0.022
0.024
0.026
0.028
0.03
0.032
0.034
0.036
0.038
0.04
9246
0.042
0.044
0.046
0.048
0.05
8823
8435
8080
7754
7454
0.052
0.054
0.056
7174
6916
Copyright © 2015, Texas Instruments Incorporated
45
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
DELAY
Table 15. Example Coefficient Sets for the Small Fractional Delay (continued)
InvGain
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
NUMERATOR
158416
163830
169280
174677
180098
185416
190820
196189
201604
206927
212244
217621
222907
228310
233676
238981
244310
249533
254803
260175
265384
270600
275884
281011
286408
291619
296860
302037
307222
312498
317675
322736
327960
333046
338186
343378
348391
353437
358511
363611
368730
373735
378879
383753
388755
393889
[Tdac]
0.058
0.06
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-12
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
62
62
61
61
61
61
61
61
61
61
61
61
61
61
60
60
60
60
60
60
60
60
60
60
60
60
60
59
59
59
59
59
59
59
59
59
59
59
59
58
58
58
58
58
58
58
-255
-255
-254
-253
-253
-252
-252
-251
-251
-250
-249
-249
-248
-248
-247
-247
-246
-246
-245
-245
-244
-243
-243
-242
-242
-241
-241
-240
-240
-239
-239
-238
-238
-237
-237
-236
-236
-235
-235
-234
-234
-233
-233
-232
-232
-231
6675
6450
6239
6042
5856
5683
5518
5363
5215
5076
4944
4819
4700
4586
4477
4375
4275
4181
4090
4003
3920
3840
3763
3690
3619
3550
3484
3421
3360
3300
3243
3188
3134
3082
3033
2984
2937
2891
2847
2804
2762
2722
2682
2644
2607
2570
411
412
413
413
414
415
416
416
417
418
419
419
420
421
422
422
423
424
425
425
426
427
428
429
429
430
431
432
433
433
434
435
436
437
438
438
439
440
441
442
443
443
444
445
446
447
-139
-139
-140
-140
-140
-140
-140
-140
-140
-140
-140
-140
-140
-141
-141
-141
-141
-141
-141
-141
-141
-141
-141
-141
-142
-142
-142
-142
-142
-142
-142
-142
-142
-142
-143
-143
-143
-143
-143
-143
-143
-143
-143
-143
-143
-144
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
43
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0.062
0.064
0.066
0.068
0.07
0.072
0.074
0.076
0.078
0.08
0.082
0.084
0.086
0.088
0.09
0.092
0.094
0.096
0.098
0.1
0.102
0.104
0.106
0.108
0.11
0.112
0.114
0.116
0.118
0.12
0.122
0.124
0.126
0.128
0.13
0.132
0.134
0.136
0.138
0.14
0.142
0.144
0.146
0.148
46
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Table 15. Example Coefficient Sets for the Small Fractional Delay (continued)
InvGain
NUMERATOR
DELAY
[Tdac]
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
-11
58
58
58
58
58
58
57
57
57
57
57
57
57
57
57
57
57
57
57
57
56
56
56
56
56
-231
-230
-230
-229
-229
-228
-228
-227
-227
-226
-226
-225
-225
-224
-224
-223
-223
-223
-222
-222
-221
-221
-220
-220
-219
2535
2501
2467
2435
2403
2372
2342
2313
2284
2256
2228
2202
2175
2150
2125
2100
2076
2053
2030
2008
1986
1964
1943
1923
1903
448
449
449
450
451
452
453
454
455
456
457
458
459
459
460
461
462
463
464
465
466
467
468
469
470
-144
-144
-144
-144
-144
-144
-144
-144
-144
-145
-145
-145
-145
-145
-145
-145
-145
-145
-145
-146
-146
-146
-146
-146
-146
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
44
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
-9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
398864
403662
408889
413614
418613
423400
428468
433135
438083
442963
447952
452483
457495
462222
467047
471767
476583
481283
485856
490741
495497
500346
504815
509365
513752
0.15
0.152
0.154
0.156
0.158
0.16
0.162
0.164
0.166
0.168
0.17
0.172
0.174
0.176
0.178
0.18
0.182
0.184
0.186
0.188
0.19
0.192
0.194
0.196
0.198
7.3.15.2 Coarse Fractional Delay FIR Filter
The coefficients of FIR filters for large fractional delay can only be chosen from a predefined set of values. Each
set of values produces a specific delay with a step of 1/8×Tdac. The value of coefficients as well as their
resultant fractional delay is provided in Table 16.
Table 16. Available Coefficient Sets for Large Fractional Delay FIR
InvGain
NUMERATOR
DELAY
[Tdac]
lfras_coefsel_x
C0
C1
C2
C3
C4
C5
C6
C7
000
001
010
011
100
101
110
111
-1
-1
-1
-1
—
-1
-1
-1
9
8
-39
-35
-31
-27
—
532
259
168
122
—
76
87
-24
-25
-26
-27
—
7
7
-1
-1
-1
-1
—
-1
-1
-1
7503
14028
18725
20764
—
0.1250
0.2500
0.3750
0.5000
—
7
101
122
—
7
7
7
—
7
—
7
-26
-25
-24
101
87
168
259
532
-31
-35
-39
18725
14028
7503
06250
0.7500
0.8750
7
8
7
76
9
7.3.16 Output Multiplexer
The DAC39J82 provides four analog outputs and includes an output multiplexer before the digital to analog
converters that allows any signal channel to be routed to any analog outputs. See pathx_out_sel for details on
how to configure the cross-bar switches.
Copyright © 2015, Texas Instruments Incorporated
47
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.3.17 Power Measurement And Power Amplifier Protection
The DAC39J82 provides an optional mechanism to protect the Power Amplifier (PA) in cases when the signal
power shows some abnormality. For example, if the data clock is lost, the FIFO would automatically generate a
single tone signal, which causes abnormally high average power and could be dangerous to the PA. In the PA
protection mechanism, the signal power is monitored by maintaining an sliding window accumulation of last N
samples. N is selectable to be 64 or 128 based on the setting of pap_dlylen_sel. The average amplitude of input
signal is computed by dividing accumulated value by the number of samples in the delay-line (N). The result is
then compared against a threshold (pap_vth). If the threshold is violated, the delayed input signal is divided by a
value chosen by pap_gain, to form a scaled down version of the input signal. Since PAP output derives from a
delay-line, there is deterministic latency of at least N cycles from the block input to block output. The PA
protection is enabled by setting the pap_ena bit to “1”.
16
D
-
+
|x|
|x|
N=64 or 128
16
16
16
Output
1
2
N
>>
Input
Divide &
round
16
1
0
mem_pap_vth
1
mem_pap_gain
Figure 74. Diagram of Power Measurement and PA Protection Mechanism
7.3.18 Serdes Test Modes
The DAC39J82 supports a number of basic pattern generation and verification of SerDes via SIF. Three pseudo
random bit stream (PRBS) sequences are available, along with an alternating 0/1 pattern and a 20-bit user-
defined sequence. The 27-1,231-1 or 223-1 sequences implemented can often be found programmed into
standard test equipment, such as a Bit Error Rate Tester (BERT). Pattern generation and verification selection is
via the TESTPATT fields of rw_cfgrx0[14:12], as shown in Table 17.
Table 17. SerDes Test Pattern Selection
TESTPATT
000
EFFECT
Test mode disabled.
001
Alternating 0/1 Pattern. An alternating 0/1 pattern with a period of 2UI.
010
Generate or Verify 27-1 PRBS. Uses a 7-bit LFSR with feedback polynomial x7 + x6 + 1.
011
Generate or Verify 223 -1 PRBS. Uses an ITU O.150 conformant 23-bit LFSR with feedback polynomial x23 + x18 + 1.
Generate or Verify 231-1 PRBS. Uses an ITU O.150 conformant 31-bit LFSR with feedback polynomial x31 + x28 + 1.
100
101
User-defined 20-bit pattern. Uses the USR PATT IEEE1500 Tuning instruction field to specify the pattern. The default value
is 0x66666.
11x
Reserved
48
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Pattern verification compares the output of the serial to parallel converter with an expected pattern. When there
is a mismatch, the TESTFAIL bit is driven high, which can be programmed to come out the ALARM pin by
setting dtest[3:0] to “0011”.
The DAC39J82 also provide a number of advanced diagnostic capabilities controlled by the IEEE 1500 interface.
These are:
•
•
•
Accumulation of pattern verification errors;
The ability to map out the width and height of the receive eye, known as Eye Scan;
Real-time monitoring of internal voltages and currents;
The SerDes blocks support the following IEEE1500 instructions:
Table 18. IEEE1500 Instruction for SerDes Receivers
INSTRUCTION
OPCODE
DESCRIPTION
ws_bypass
0x00
Bypass. Selects a 1-bit bypass data register. Use when accessing other macros on the same IEEE1500
scan chain.
ws_cfg
ws_core
0x35
0x30
0x31
0x32
0x34
0x33
Configuration. Write protection options for other instructions.
Core. Fields also accessible via dedicated core-side ports.
Tuning. Fields for fine tuning macro performance.
ws_tuning
ws_debug
ws_unshadowed
ws_char
Debug. Fields for advanced control, manufacturing test, silicon characterization and debug
Unshadowed. Fields for silicon characterization.
Char. Fields used for eye scan.
The data for each SerDes instruction is formed by chaining together sub-components called head, body (receiver
or transmitter) and tail. The DAC39J82 uses two SerDes receiver blocks R0 and R1, each of which contains 4
receive lanes (channels), the data for each IEEE1500 instruction is formed by chaining {head, receive lane 0,
receive lane 1, receive lane 2, receive lane 3, tail}. A description of bits in head, body and tail for each
instruction is given as follows:
NOTE
All multi-bit signals in each chain are packed with bits reversed e.g. mpy[7:0] in ws_core
head subchain is packed as {retime, enpll, mpy[0:7], vrange,lb[0:1]}. All DATA REGISTER
READS from SerDes Block R0 should read 1 bit more than the desired number of bits and
discard the first bit received on TDO e.g., to read 40-bit data from R0 block, 41 bits should
be read off from TDO and the first bit received should be discarded. Similarly, any data
written to SerDes Block R0 Data Registers should be prefixed with an extra 0.
Table 19. ws_cfg Chain
FIELD
DESCRIPTION
HEAD (STARTING FROM THE MSB OF CHAIN)
RETIME
No function.
CORE_WE
Core chain write enable.
RECEIVER (FOR EACH LANE 0,1,2,3)
CORE_WE
Core chain write enable.
Tuning chain write enable.
Reserved.
TUNING_WE
DEBUG_WE
CHAR_WE
Char chain write enable.
Reserved.
UNSHADOWED_WE
TAIL (ENDING WITH THE LSB OF CHAIN)
CORE_WE
TUNING_WE
DEBUG_WE
RETIME
Core chain write enable.
Tuning chain write enable.
Reserved.
No function.
Copyright © 2015, Texas Instruments Incorporated
49
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 19. ws_cfg Chain (continued)
FIELD
DESCRIPTION
CHAIN LENGTH = 26 BITS
Table 20. ws_core Chain
FIELD
DESCRIPTION
HEAD (STARTING FROM THE MSB OF CHAIN)
RETIME
No function.
ENPLL
MPY[7:0]
VRANGE
ENDIVCLK
LB[1:0]
PLL enable.
PLL multiply.
VCO range.
Enable DIVCLK output
Loop bandwidth
RECEIVER (FOR EACH LANE 0,1,2,3)
ENRX
Receiver enable.
SLEEPRX
BUSWIDTH[2:0]
RATE[1:0]
INVPAIR
Receiver sleep mode.
Bus width.
Operating rate.
Invert polarity.
TERM[2:0]
ALIGN[1:0]
LOS[2:0]
Termination.
Symbol alignment.
Loss of signal enable.
Clock/data recovery.
Equalizer.
CDR[2:0]
EQ[2:0]
EQHLD
Equalizer hold.
ENOC
Offset compensation.
Loopback.
LOOPBACK[1:0]
BSINRXP
BSINRXN
RESERVED
testpatt[2:0]
TESTFAIL
LOSDTCT
BSRXP
Boundary scan initialization.
Boundary scan initialization.
Reserved.
Testpattern selection.
Test failure (real time).
Loss of signal detected (real time).
Boundary scan data.
Boundary scan data.
Offset compensation in progress.
Received signal over equalized.
Received signal under equalized.
Loss of signal detected (sticky).
BSRXN
OCIP
EQOVER
EQUNDER
LOSDTCT
SYNC
Re-alignment done, or aligned comma output
(sticky)
RETIME
No function.
TAIL (ENDING WITH THE LSB OF CHAIN)
CLKBYP[1:0]
SLEEPPLL
RESERVED
LOCK
Clock bypass.
PLL sleep mode.
Reserved.
PLL lock (real time).
Boundary scan initialization clock.
Enable Tx boundary scan.
BSINITCLK
ENBSTX
50
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Table 20. ws_core Chain (continued)
FIELD
DESCRIPTION
Enable Rx boundary scan.
ENBSRX
ENBSPT
Rx pulse boundary scan.
Reserved.
RESERVED
NEARLOCK
UNLOCK
PLL near to lock.
PLL lock (sticky).
CFG OVR
RETIME
Configuration over-ride.
No function.
CHAIN LENGTH = 196 BITS
Table 21. ws_tuning Chain
FIELD
DESCRIPTION
HEAD (STARTING FROM THE MSB OF CHAIN)
RETIME
No function.
RECEIVER (FOR EACH LANE 0,1,2,3)
PATTERRTHR[2:0]
Resync error threshold.
PRBS Timer.
PATT TIMER
RXDSEL[3:0]
ENCOR
Status select.
Enable clear-on-read for error counter.
EQZ OVRi Equalizer zero.
Equalizer zero over-ride.
EQ OVRi Equalizer gain observe or set.
Equalizer over-ride.
EQZERO[4:0]
EQZ OVR
EQLEVEL[15:0]
EQ OVR
EQBOOST[1:0]
RXASEL[2:0]
Equalizer gain boost.
Selects amux output.
TAIL (ENDING WITH THE LSB OF CHAIN)
ASEL[3:0]
Selects amux output.
User-defined test pattern.
No function.
USR PATT[19:0]
RETIME
CHAIN LENGTH = 174 BITS
Table 22. ws_char Chain
FIELD
DESCRIPTION
HEAD (STARTING FROM THE MSB OF CHAIN)
RETIME
No function.
RECEIVER (FOR EACH LANE 0,1,2,3)
TESTFAIL
Test failure (sticky).
Error counter.
ECOUNT[11:0]
ESWORD[7:0]
ES[3:0]
Eye scan word masking.
Eye scan.
ESPO[6:0]
Eye scan phase offset.
Eye scan compare bit select.
Eye scan voltage offset.
Eye scan voltage offset override.
Eye scan run length.
Eye scan run.
ES BIT SELECT[4:0]
ESVO[5:0]
ESVO OVR
ESLEN[1:0]
ESRUN
ESDONE
Eye scan done.
TAIL (ENDING WITH THE LSB OF CHAIN)
Copyright © 2015, Texas Instruments Incorporated
51
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 22. ws_char Chain (continued)
FIELD
DESCRIPTION
RETIME
No function.
CHAIN LENGTH = 194 BITS
7.3.19 Error Counter
All receive channels include a 12-bit counter for accumulating pattern verification errors. This counter is
accessible via the ECOUNT IEEE1500 Char field. It is an essential part of the eye scan capability (see next
section), though can be used independently of this..
The counter increments once for every cycle that the TESTFAIL bit is detected. The counter will not increment
when at its maximum value (i.e., all 1s). When an IEEE1500 capture is performed, the count value is loaded into
the ECOUNT scan elements (so that it can be scanned out), and the counter is then reset, provided ENCOR is
set high.
ECOUNT can be used to get a measure of the bit error rate. However, as the error rate increases, it will become
less accurate due to limitations of the pattern verification capabilities. Specifically, the pattern verifier checks
multiple bits in parallel (as determined by the Rx bus width), and it is not possible to distinguish between 1 or
more errors in this.
7.3.20 Eye Scan
All receive channels provide features which facilitate mapping the received data eye or extracting a symbol
response. A number of fields accessible via the IEEE1500 Char scan chain allow the required low level data to
be gathered. The process of transforming this data into a map of the eye or a symbol response must then be
performed externally, typically in software.
The basic principle used is as follows:
•
Enable dedicated eye scan input samplers, and generate an error when the value sampled differs from the
normal data sample;
•
•
•
Apply a voltage offset to the dedicated eye scan input samplers, to effectively reduce their sensitivity;
Apply a phase offset to adjust the point in the eye that the dedicated eye scan data samples are taken;
Reset the error counter to remove any false errors accumulated as a result of the voltage or phase offset
adjustments;
•
•
Run in this state for a period of time, periodically checking to see if any errors have occurred;
Change voltage and/or phase offset, and repeat.
Alternatively, the algorithm can be configured to optimize the voltage offset at a specified phase offset, over a
specified time interval.
Eye scan can be used in both synchronous and asynchronous systems, while receiving normal data traffic. The
IEEE1500 Char fields used to directly control eye scan and symbol response extraction are ES, ESWORD, ES
BIT SELECT, ESLEN, ESPO, ESVO, ESVO OVR, ESRUN and ESDONE, see Table 22. Eye scan errors are
accumulated in ECOUNT.
The required eyescan mode is selected via the ES field, as shown in Table 23. When enabled, only data from
the bit position within the 20-bit word specified via ES BIT SELECT is analyzed. In other words, only eye scan
errors associated with data output at this bit position will accumulate in ECOUNT. The maximum legal ES BIT
SELECT is 10011.
Table 23. Eye Scan Mode Selection
ES[3:0]
0000
0x01
0x10
0x11
0100
1x00
EFFECT
Disabled. Eye scan is disabled.
Compare. Counts mismatches between the normal sample and the eye scan sample if ES[2] = 0, and matches otherwise.
Compare zeros. As ES = 0x01, but only analyses zeros, and ignores ones.
Compare ones. As ES = 0x01, but only analyses ones, and ignores zeroes
Count ones. Increments ECOUNT when the eye scan sample is a 1.
Average. Adjusts ESVO to the average eye opening over the time interval specified by ESLEN. Analyses zeroes when ES[2] =
0, and ones when ES[2]= 1.
52
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ES[3:0]
ZHCSD92 –JANUARY 2015
Table 23. Eye Scan Mode Selection (continued)
EFFECT
1001
1110
Outer. Adjusts ESVO to the outer eye opening (i.e. lowest voltage zero, highest voltage 1) over the time interval specified by
ESLEN. 1001 analyses zeroes, 1110 analyses ones.
1010
1101
Inner. Adjusts ESVO to the inner eye opening (i.e. highest voltage zero, lowest voltage 1) over the time interval specified by
ESLEN. 1010 analyses zeroes, 1101 analyses ones.
1x11
Timed Compare. As ES = 001x, but analyses over the time interval specified by ESLEN. Analyses zeroes when ES[2] = 0, and
ones when ES[2] = 1.
When ES[3] = 0, the selected analysis runs continuously. However, when ES[3] = 1, only the number of qualified
samples specified by ESLEN, as shown in Table 24. In this case, analysis is started by writing a 1 to ESRUN (it
is not necessary to set it back to 0). When analysis completes, ESDONE will be set to 1.
Table 24. Eye Scan Run Length
ESLen
00
NUMBER OF SAMPLES ANALYZED
127
1023
8095
65535
01
10
11
When ESVO OVR = 1, the ESVO field determines the amount of offset voltage that is applied to the eye scan
data samplers associated with rxpi and rxni. The amount of offset is variable between 0 and 300 mV in
increments of ~10 mV, as shown in Table 25. When ES[3] = 1, ESVO OVR must be 0 to allow the optimized
voltage offset to be read back via ESVO.
Table 25. Eye Scan Voltage Offset
ESVO
100000
..
OFFSET (mV)
–310
..
111110
111111
000000
000001
000010
..
–20
–10
0
10
20
..
011111
300
The phase position of the samplers associated with rxpi and rxni, is controlled to a precision of 1/32UI. When ES
is not 00, the phase position can be adjusted forwards or backwards by more than one UI using the ESPO field,
as shown in Table 26. In normal use, the range should be limited to ±0.5UI (+15 to –16 phase steps).
Table 26. Eye Scan Phase Offset
ESPO
011111
..
OFFSET (1/32UI)
+63
..
000001
000000
111111
..
+1
0
–1
..
100000
–64
Copyright © 2015, Texas Instruments Incorporated
53
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.3.21 JESD204B Pattern Test
The DAC39J82 supports the following test patterns for JESD204B:
•
Link layer test pattern
–
–
–
–
Verify repeating /D.21.5/ high frequency pattern for random jitter (RJ)
Verify repeating /K.28.5/ mixed frequency pattern for deterministic jitter (DJ)
Verify repeating initial lane alignment (ILA) sequence
RPAT, JSPAT or JTSPAT pattern can be verified using errors counter of 8b/10b errors produced over an
amount of time to get an estimate of BER.
•
Transport layer test pattern: implements a short transport layer pattern check based on F = 1,2,4 or 8. The
short test pattern has a duration of one frame period and is repeated continuously for the duration of the test.
Refer to JESD204B standard section 5.1.6 for more details.
–
–
–
–
F = 1 : Looks for a constant 0xF1.
F = 2 : Each frame should consist of 0xF1, 0xE2
F = 4 : Looks for a constant 0xF1, 0xE2, 0xD3, 0xC4
F = 8 : Each frame should consist of 0xF1, 0xE2, 0xD3, 0xC4, 0xB5, 0xA6, 0x97, 0x80
Users can select to output the internal data (ex, the 8b/10 decoder output, comma alignment output, lane
alignment output, frame alignment output, descrambler output, etc ) of a JESD link for test purpose. See
jesd_testbus_sel for configuration details.
7.3.22 Temperature Sensor
The DAC39J82 incorporates a temperature sensor block which monitors the temperature by measuring the
voltage across 2 transistors. The voltage is converted to an 8-bit digital word using a successive-approximation
(SAR) analog to digital conversion process. The result is scaled, limited and formatted as a twos complement
value representing the temperature in degrees Celsius.
The sampling is controlled by the serial interface signals SDENB and SCLK. If the temperature sensor is enabled
(tsense_sleep = “0” in register config26) a conversion takes place each time the serial port is written or read.
The data is only read and sent out by the digital block when the temperature sensor is read in memin_tempdata
in config7. The conversion uses the first eight clocks of the serial clock as the capture and conversion clock, the
data is valid on the falling eighth SCLK. The data is then clocked out of the chip on the rising edge of the ninth
SCLK. No other clocks to the chip are necessary for the temperature sensor operation. As a result the
temperature sensor is enabled even when the device is in sleep mode.
In order for the process described above to operate properly, the serial port read from config6 must be done with
an SCLK period of at least 1 μs. If this is not satisfied the temperature sensor accuracy is greatly reduced.
7.3.23 Alarm Monitoring
The DAC39J82 includes a flexible set of alarm monitoring that can be used to alert of a possible malfunction
scenario. All the alarm events can be accessed either through the SIP registers and/or through the ALARM pin.
Once an alarm is set, the corresponding alarm bit in register configtbd must be reset through the serial interface
to allow further testing. The set of alarms includes the following conditions:
•
JESD alarms
–
–
–
multiframe alignment_error. Occurs when multiframe alignment fails.
frame alignment error. Occurs when multiframe alignment fails.
link configuration error. Occurs when configuration data in ILA sequence does not match programmed
configuration.
–
–
–
–
–
–
elastic buffer overflow. Occurs when bad RBD value is used causing the elastic buffer to overflow.
elastic buffer match error. Occurs when the first non-/K/ doesn’t match the programmed character.
code synchronization error.
8b/10b not-in-table decode error.
8b/10 disparity error.
alarm_from_shorttest. Occurs when the JESD204B interface fails the short pattern test.
•
SerDes alarms
memin_rw_losdct. Occurs when there are loss of signal detect from SerDes lanes.
–
54
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
–
–
–
–
–
–
FIFO write error. Occurs if write request and FIFO is full.
FIFO write full: Occurs if FIFO is full.
FIFO read error. Occurs if read request and FIFO is empty.
FIFO read empty: Occurs if FIFO is empty.
alarm_rw0_pll. Occurs if the PLL in the SerDes block for RX0 through RX3 goes out of lock.
alarm_rw1_pll. Occurs if the PLL in the SerDes block for RX4 through RX7 goes out of lock.
•
•
•
SYSREF alarm
–
alarm_sysref_err. Occurs when the SYSREF is received at an unexpected time. If too many of these
occur it will cause the JESD to go into synchronization mode again.
DAC PLL alarm
–
alarm_from_pll. Occurs when the DAC PLL is out of lock. This alarm can be ignored if the DAC PLL is not
being used.
PAP alarms
alarm_pap. Occurs when the average power is above the threshold. While any alarm_pap is asserted the
attenuation for the appropriate data path is applied.
–
7.3.24 LVPECL Inputs
Figure 75 shows an equivalent circuit for the DAC input clock (DACCLKP/N) and the SYSREF (SYSREFP/N).
LMK04828
LVPECL Driver
DCLK and SYSREF Receiver
0.01 µF
CAC
100 O
0.01 µF
240 O
240 O
100 Oꢀresistor
is internal
Figure 75. DACCLKP/N and SYSREFP/N Equivalent Input Circuit
7.3.25 CMOS Digital Inputs
Figure 76 shows a schematic of the equivalent CMOS digital inputs of the DAC39J82. SDIO, SCLK, TCLK,
SLEEP, TESTMODE and TXENABLE have pull-down resistors while SDENB, RESETB, TMS, TDI and TRSTB
have pull-up resistors internal to the DAC39J82. See the specification table for logic thresholds. The pull-up and
pull-down circuitry is approximately equivalent to 100 kΩ.
IOVDD
IOVDD
100 kꢀ
SDIO
SCLK
TCLK
SDENB
RESETB
TMS
400 ꢀ
400 ꢀ
internal
digital in
internal
digital in
SLEEP
TDI
TXENABLE
TESTMODE
TRSTB
100 kꢀ
GND
GND
Figure 76. CMOS Digital Equivalent Input
Copyright © 2015, Texas Instruments Incorporated
55
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.3.26 Reference Operation
The DAC39J82 uses a bandgap reference and control amplifier for biasing the full-scale output current. The full-
scale output current is set by applying an external resistor RBIAS to pin BIASJ. The bias current IBIAS through
resistor RBIAS is defined by the on-chip bandgap reference voltage and control amplifier. The default full-scale
output current equals 64 times this bias current and can thus be expressed as:
IOUTFS = 16 x IBIAS = 64 x VEXTIO / RBIAS
The DAC39J82 has a 4-bit coarse gain control coarse_dac(3:0) in the configtbd register. Using gain control, the
IOUTFS can be expressed as:
IOUTFS = (coarse_dac + 1) /16 x IBIAS x 64 = (coarse_dac + 1) /16 x VEXTIO / RBIAS x 64
where VEXTIO is the voltage at pin EXTIO. The bandgap reference voltage delivers an accurate voltage of 0.9V.
This reference is active when extref_ena = ‘0’ in configtbd. An external decoupling capacitor CEXT of 0.1 µF
should be connected externally to pin EXTIO for compensation. The bandgap reference can additionally be used
for external reference operation. In that case, an external buffer with high impedance input should be applied in
order to limit the bandgap load current to a maximum of 100 nA. The internal reference can be disabled and
overridden by an external reference by setting the extref_ena control bit. Capacitor CEXT may hence be omitted.
Pin EXTIO thus serves as either input or output node.
The full-scale output current can be adjusted from 30 mA down to 10 mA by varying resistor RBIAS or changing
the externally applied reference voltage.
7.3.27 Analog Outputs
The CMOS DACs consist of a segmented array of PMOS current sources, capable of sourcing a full-scale output
current up to 30 mA. Differential current switches direct the current to either one of the complimentary output
nodes IOUTP or IOUTN. Complimentary output currents enable differential operation, thus canceling out
common mode noise sources (digital feed-through, on-chip and PCB noise), dc offsets, even order distortion
components, and increasing signal output power by a factor of four.
The full-scale output current is set using external resistor RBIAS in combination with an on-chip bandgap voltage
reference source (+0.9 V) and control amplifier. Current IBIAS through resistor RBIAS is mirrored internally to
provide a maximum full-scale output current equal to 16 times IBIAS
The relation between IOUTP and IOUTN can be expressed as:
IOUTFS = IOUTP + IOUTN
.
We will denote current flowing into a node as –current and current flowing out of a node as +current. Since the
output stage is a current source the current flows from the IOUTP and IOUTN pins. The output current flow in
each pin driving a resistive load can be expressed as:
IOUTP = IOUTFS x CODE / 65536
IOUTN = IOUTFS x (65535 – CODE) / 65536
where CODE is the decimal representation of the DAC data input word.
For the case where IOUTP and IOUTN drive resistor loads RL directly, this translates into single ended voltages
at IOUTP and IOUTN:
VOUTP = IOUT1 x RL
VOUTN = IOUT2 x RL
Assuming that the data is full scale (65535 in offset binary notation) and the RL is 25 Ω, the differential voltage
between pins IOUTP and IOUTN can be expressed as:
VOUTP = 20mA x 25 Ω = 0.5 V
VOUTN = 0mA x 25 Ω = 0 V
VDIFF = VOUTP – VOUTN = 0.5 V
Note that care should be taken not to exceed the compliance voltages at node IOUTP and IOUTN, which would
lead to increased signal distortion.
56
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.3.28 DAC Transfer Function
The DAC39J82 can be easily configured to drive a doubly terminated 50 Ω cable using a properly selected RF
transformer. Figure 77 and Figure 78 show the 50 Ω doubly terminated transformer configuration with 1:1 and 4:1
impedance ratio, respectively. Note that the center tap of the primary input of the transformer has to be grounded
to enable a DC current flow. Applying a 20-mA full-scale output current would lead to a 0.5 Vpp for a 1:1
transformer and a 1-Vpp output for a 4:1 transformer. The low dc-impedance between IOUTP or IOUTN and the
transformer center tap sets the center of the ac-signal to GND, so the 1-Vpp output for the 4:1 transformer
results in an output between –0.5 V and +0.5 V.
50 :
1 : 1
IOUTP
RLOAD
AGND
100 :
50 :
50 :
IOUTN
Figure 77. Driving a Doubly Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer
100 :
4 : 1
IOUTP
RLOAD
AGND
50 :
IOUTN
100 :
Figure 78. Driving a Doubly Terminated 50-Ω Cable Using a 4:1 Impedance Ratio Transformer
7.4 Device Functional Modes
7.4.1 Clocking Modes
The DAC39J82 has a single differential clock DACCLKN/P to clock the DAC cores and internal digital logic. The
DAC39J82 DACCLK can be sourced directly or generated through an on-chip low-jitter phase-locked loop (PLL).
In those applications requiring extremely low noise it is recommended to bypass the PLL and source the DAC
clock directly from a high-quality external clock to the DACCLK input. In most applications system clocking can
be simplified by using the on-chip PLL to generate the DAC core clock while still satisfying performance
requirements. In this case the DACCLK pins are used as the reference frequency input to the PLL.
7.4.1.1 PLL Bypass Mode
In PLL bypass mode a high quality clock is sourced to the DACCLK inputs. This clock is used to directly clock
the DAC39J82 DAC cores. This mode gives the device best performance and is recommended for extremely
demanding applications.
Copyright © 2015, Texas Instruments Incorporated
57
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Device Functional Modes (continued)
The bypass mode is selected by setting the following:
1. pll_ena bit in register config49 to “0” to bypass the PLL circuitry.
2. pll_sleep bit in register config26 to “1” to put the PLL and VCO into sleep mode.
7.4.1.2 PLL Mode
In this mode the clock at the DACCLK input functions as a reference clock source to the on-chip PLL. The on-
chip PLL will then multiply this reference clock to supply a higher frequency DAC cores clock. Figure 79 shows
the block diagram of the PLL circuit, where N divider ratio ranges from 1 to 32, M divider ratio ranges from 1 to
256, and VCO prescaler divider from 2 to 18.
External Loop
Filter
DACCLKP
REFCLK
N
PFD &
CP
DACCLKN
Prescaler
DACCLK
Divider
VCO
Internal Loop
Filter
M
Divider
Figure 79. PLL Block Diagram
The DAC39J82 PLL mode is selected by setting the following:
1. pll_ena bit in register config49 to “1” to route to the PLL and clock path.
2. pll_sleep bit in register config26 to “0” to enable the PLL and VCO.
The output frequency of the VCO covers two frequency spans: H-band (4.44–5.6 GHz) and L-band (3.7–4.66
GHz). When pll_vcosel in register config51 is “1”, the L-band is selected; when pll_vcosel is “0”, the H-band is
selected. At each band, the VCO range can be further adjusted by using the 6-bits pll_vco in register config51.
Figure 80 shows a typical relationship between the PLL VCO coarse tuning bits pll_vco and the VCO center
frequency. The corresponding equations for the H-band and L-band VCO are given in Equation 1 and
Equation 2, respectively. Note that It is recommended to shift pll_vco by +1 to ensure the VCO operation at hot
temp environment. In case of cold temp environment, shift by -1 on the variable pll_vco is recommended.
H-Band: VCO Frequency (MHz) = 0.10998*pll_vco2+10.574*pll_vco+4446.3,
(1)
where pll_vcosel = "0" and pll_vcoitune = "11".
L-Band: VCO Frequency (MHz) = 0.089703*pll_vco2+8.8312*pll_vco+3752.5,
(2)
where pll_vcosel = "1" and pll_vcoitune = "10".
58
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Device Functional Modes (continued)
6000
High Band VCO
Low Band VCO
5750
5500
5250
5000
4750
4500
4250
4000
3750
3500
0
8
16
24
32
40
48
56
64
PLL VCO Coars Tuning Bits
Figure 80. Typical PLL VCO Center Frequency vs Coarse Tuning Bits
Common wireless infrastructure frequencies are generated from this VCO frequency in conjunction with the pre-
scaler setting pll_p in register config50 as shown in Table 27. When there are multiple valid VCO frequency and
the pre-scaler settings to generate the same desired DACCLK frequency, higher pre-scaler divider ratio is
recommended for better phase noise performance.
Table 27. VCO Operation
VCO FREQUENCY (MHz)
4915.2
pll_vcosel
PRE-SCALE DIVIDER
DESIRED DACCLK (MHz)
pll_p(3:0)
0000
0
1
1
0
0
0
0
0
2
2
2457.6
1966.08
1474.56
1228.8
983.04
737.28
614.4
3932.16
0000
4423.68
3
0001
4915.2
4
0010
4915.2
5
0011
5160.96
7
0101
4915.2
8
0110
4915.2
10
491.52
0111
Copyright © 2015, Texas Instruments Incorporated
59
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
The M divider is used to determine the phase-frequency-detector (PFD) and charge-pump (CP) frequency.
Table 28. PFD and CP Operation
DACCLK FREQUENCY
M DIVIDER
PFD UPDATE RATE (MHz)
pll_m(7:0)
(MHz)
1474.56
1474.56
1474.56
1474.56
12
24
48
64
122.88
61.44
30.72
15.36
00001011
00010111
00101111
00111111
The N divider in the loop allows the PFD to operate at a lower frequency than the reference clock.
The overall divide ratio inside the loop is the product of the Pre-Scale and M dividers (P*M). The 5-bit pll_cp_adj
is to set the charge pump current from 0 to 1.55 mA with a step of 50 µA. In nominal condition, if vco runs at 5
GHz with P-ratio and M-ratio set as 2 and 4, the DACCLK frequency would be 2.5GHz and PFD frequency 625
MHz. This needs 600µA charge pump current to stabilize the loop and gives the optimized phase noise
performance. When P*M ratio increases, the charge pump current needs to be increased accordingly to sustain
enough phase margin for the loop. By tuning the charge pump current, a wide range of PM ratio can be
supported with the internal loop filter. In very extreme cases when the P*M ratio is huge (ex. PFD frequency of
10 MHz, VCO frequency of 4 GHz) and the loop cannot be stabilized even with the largest charge pump current,
an external loop filter is required.
7.4.2 PRBS Test Mode
The DAC39J82 supports three types of PRBS sequences (27-1, 223-1, and 231-1) to verify the SerDes via SIF. To
run the PRBS test on the DAC, users first need to setup the DAC for normal use, then make the following SPI
writes:
1. config74, set bits 4:0 to 0x1E to disable JESD clock.
2. config61, set bits 14:12 to 0x2 to enable the 7-bit PRBS test pattern; or set bits 14:12 to 0x3 to enable the
23-bit PRBS test pattern; or set bits 14:12 to 0x4 to enable the 31-bit PRBS test pattern.
3. config27, set bits 11:8 to 0x3 to output PRBS testfail on ALARM pin.
4. config27, set bits 14:12 to the lane to be tested (0 through 7).
5. config62, make sure bits 12:11 are set to 0x0 to disable character alignment.
Users should monitor the ALARM pin to see the results of the test. If the test is failing, ALARM will be high (or
toggling if marginal). If the test is passing, the ALARM will be low.
7.5 Register Map
60
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Table 29. Register Map
(MSB)
Bit 15
(LSB)
Bit 0
Name
Address
Default
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
alarm_zer
os
_txenable
_ena
alarm_
zeros
_jesd
qmc_
offsetab
_ena
qmc _corrab
_ena
alarm_out
_ena
alarm
_out_pol
inv_sinc
_ab _ena
config0
0x00
0x0218
reserved
reserved
interp(3:0)
reserved
pap _ena
reserved
data_ena
daca_
complime
nt
dacb_
complime
nt
dacc_
complime
nt
dacd_
complime
nt
sfrac_
ena_ab
lfrac_
ena_ab
config1
config2
0x01
0x02
0x0003
0x2002
reserved
reserved sfrac_ sel_ab reserved
shorttest
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
twos
reserved
sif_reset
zer _invalid
_data
mixer
_ena
mixer
_gain
dac_bitwidth(1:0)
reserved
reserved
sif4 _ena
nco _ena
_ena
fif _error
_zeros
_data
config3
0x03
0xF380
coarse_dac(3:0)
reserved
reserved
sif _txenable
_ena
config4
config5
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
0x00FF
0xFFFF
0xFFFF
0x0000
0x0000
0x0000
0x0000
0x0000
0x0400
0x0400
0x0400
0x0400
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
alarms_mask(15:0)
alarms_mask(31:16)
alarms_mask(47:32)
config6
config7
memin_tempdata(7:0)
reserved
memin_lane_skew(4:0)
config8
reserved
reserved
reserved
reserved
reserved
reserved
fs4
reserved
reserved
reserved
reserved
reserved
fs2
qmc_offseta(12:0)
qmc_offsetb(12:0)
reserved
config9
reserved
reserved
reserved
reserved
fs8
config10
config11
config12
config13
config14
config15
config16
config17
config18
config19
config20
config21
config22
config23
config24
config25
reserved
reserved
fsm4
reserved
reserved
reserved
reserved
qmc_gaina(10:0)
qmc_gainb(10:0)
reserved
reserved
reserved
reserved
reserved
output _delayab(1:0)
output _delaycd(1:0)
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
qmc_phaseab(11:0)
reserved
phaseoffsetab(15:0)
reserved
phaseaddab(15:0)
phaseaddab(31:16)
phaseaddab(47:32)
reserved
reserved
reserved
vbgr
_sleep
biasopam
p _sleep
tsense
_sleep
clkrecv
_sleep
daca
_sleep
dacb
_sleep
dacc
_sleep
config26
config27
0x1A
0x1B
0x0020
0x0000
reserved
dtest_lane(2:0)
reserved
dtest(3:0)
pll _sleep
dacd _sleep
extref
_ena
reserved
reserved
atest(5:0)
config28
config29
config30
config31
0x1C
0x1D
0x1E
0x1F
0x0000
0x0000
0x1111
0x1140
reserved
reserved
reserved
reserved
syncsel_qmoffsetab(3:0)
syncsel_mixerab(3:0)
reserved
reserved
syncsel_qmcorrab(3:0)
syncsel_nco(3:0)
reserved
sif_sync
reserved
reserved
Copyright © 2015, Texas Instruments Incorporated
61
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 29. Register Map (continued)
(MSB)
Bit 15
(LSB)
Bit 0
Name
Address
Default
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
reserved
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
config32
config33
config34
config35
config36
config37
config38
config39
config40
config41
config42
config43
config44
0x20
0x21
0x22
0x23
0x24
0x25
0x26
0x27
0x28
0x29
0x2A
0x2B
0x2C
0x0000
0x0000
0x1B1B
0xFFFF
0x0000
0x0000
syncsel_dither(3:0)
syncsel_pap(3:0)
syncsel_fir5a(3:0)
reserved
patha_in_sel(1:0)
pathb_in_sel(1:0)
reserved
reserved
patha_out_sel(1:0)
pathb_out_sel(1:0)
pathc_out_sel(1:0)
pathd_out_sel(1:0)
sleep_cntl(15:0)
reserved
reserved
cdrvser_sysref_mode(2:0)
reserved
reserved
reserved
reserved
reserved
reserved
clkjesd_div(2:0)
dither_ena(3:0)
reserved
dither_mixer_ena(3:0)
dither_sra_sel3:0)
reserved
dither _zero
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
reserved(15:0)
reserved(15:0)
reserved(15:0)
reserved(15:0)
reserved(15:0)
reserved(15:0)
pap_
dlylen_sel
config45
config46
config47
config48
config49
0x2D
0x2E
0x2F
0x30
0x31
0x0000
0xFFFF
0x0004
0x0000
0x0000
reserved
reserved
reserved
pap_gain(2:0)
reserved sifdac_ena
pap_vth(15:0)
reserved
titest_dieid
_read_ena
reserved
reserved
sifdac(15:0)
pll_ndivsync
_ena
lockdet_adj(2:0)
pll_reset
pll_ena
pll_cp(1:0)
pll_n(4:0)
pll_p(3:0)
memin_pll_lfvolt(2:0)
config50
config51
0x32
0x33
0x0000
0x0100
pll_m(7:0)
pll_vco(5:0)
syncb
reserved
reserved
pll_vcosel
pll_vcoitune(1:0)
pll_cp_adj(4:0)
syncb
_lvds
_lopwrb
syncb
_lvds
_lopwra
syncb _lvds
_lpsel
_lvds
_effuse
_sel
lvds
lvds
config52
0x34
0x0000
reserved
reserved
reserved(6:0)
_sleep
_sub_ena
config53
config54
config55
config56
config57
config58
0x35
0x36
0x37
0x38
0x39
0x3A
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
serdes
_clk_sel
config59
0x3B
0x0000
serdes_refclk_div(3:0)
reserved
reserved
config60
config61
config62
config63
config64
config65
config66
0x3C
0x3D
0x3E
0x3F
0x40
0x41
0x42
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
rw_cfgpll(15:0)
reserved
rw_cfgrx0(14:0)
rw_cfgrx0(15:0)
reserved
INVPAIR(7:0)
reserved
errorcnt_link0(15:0)
errorcnt_link1(15:0)
62
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Table 29. Register Map (continued)
(MSB)
Bit 15
(LSB)
Bit 0
Name
Address
Default
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
reserved
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
config67
config68
config69
config70
config71
config72
config73
0x43
0x44
0x45
0x46
0x47
0x48
0x49
0x0000
0x0000
0x0000
0x0044
0x190A
0x31C3
0x0000
reserved
reserved
lid0(4:0)
lid3(4:0)
lid6(4:0)
lid1(4:0)
lid2(4:0)
lid5(4:0)
reserved
reserved
jesdv
lid4(4:0)
lid7(4:0)
reserved
subclassv(2:0)
link_assign(15:0)
jesd_test _seq(1:0)
jesd
_reset_n
config74
0x4A
0x001E
lane_ena(7:0)
dual
init_state(3:0)
config75
config76
config77
config78
0x4B
0x4C
0x4D
0x4E
0x0000
0x0000
0x0300
0x0F0F
reserved
reserved
rbd_m1(4:0)
k_m1(4:0)
f_m1(7:0)
reserved
reserved
reserved
reserved
hd
reserved
scr
l_m1(4:0)
s_m1(4:0)
n_m1(4:0)
m_m1(7:0)
reserved
nprime_m1(4:0)
jesd
_commaalign
_ena
match
_specific
match
_ctrl
no_lane
_sync
config79
0x4F
0x1CC1
match_data(7:0)
reserved
config80
config81
0x50
0x51
0x0000
0x00FF
adjcnt_link0(3:0)
adjdir_link0
did_link0(7:0)
bid_link0(3:0)
cf_link0(4:0)
cs_link0(1:0)
sync_request_ena_link0(7:0)
disable
_err_repor
t _link0
phadj
_link0
config82
0x52
0x00FF
reserved
reserved
error_ena_link0(7:0)
config83
config84
0x53
0x54
0x0000
0x00FF
adjcnt_link1(3:0)
adjdir_link1
did_link1(7:0)
bid_link1(3:0)
cf_link1(4:0)
cs_link1(1:0)
sync_request_ena_link1(7:0)
disable
_err
_report
_link1
phadj
_link1
config85
0x55
0x00FF
error_ena_link1(7:0)
config86
config87
config88
config89
config90
config91
0x56
0x57
0x58
0x59
0x5A
0x5B
0x0000
0x00FF
0x00FF
0x0000
0x00FF
0x00FF
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
err_cnt
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
err_cnt
_clr_link1
config92
0x5C
0x1111
reserved
reserved
reserved
sysref_mode_link1(2:0)
sysref_mode_link0(2:0)
_clr_link0
config93
config94
config95
config96
config97
config98
config98
0x5D
0x5E
0x60
0x61
0x62
0x63
0x64
0x0000
0x0000
0x0123
0x0456
0x000F
0x0000
0x0000
reserved
res1(7:0)
reserved
reserved
res2(7:0)
reserved
reserved
syncn_pol
reserved
reserved
octetpath_sel(0)(2:0)
octetpath_sel(4)(2:0)
reserved
octetpath_sel(1)(2:0)
octetpath_sel(5)(2:0)
reserved
reserved
octetpath_sel(2)(2:0)
octetpath_sel(6)(2:0)
syncnab_sel(3:0)
reserved
reserved
octetpath_sel(3)(2:0)
octetpath_sel(7)(2:0)
syncn_sel(3:0)
syncncd_sel(3:0)
reserved
reserved
reserved
reserved
reserved
reserved
Reserved
Copyright © 2015, Texas Instruments Incorporated
63
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Table 29. Register Map (continued)
(MSB)
Bit 15
(LSB)
Bit 0
Name
Address
Default
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
config100
config101
config102
config103
config104
config105
config106
config107
0x65
0x66
0x67
0x68
0x69
0x6A
0x6B
0x6C
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
alarm_l_error(0)(7:0)
alarm_l_error(1)(7:0)
alarm_l_error(2)(7:0)
alarm_l_error(3)(7:0)
alarm_l_error(4)(7:0)
alarm_l_error(5)(7:0)
alarm_l_error(6)(7:0)
alarm_l_error(7)(7:0)
reserved
alarm_fifo_flags(0)(3:0)
alarm_fifo_flags(1)(3:0)
alarm_fifo_flags(2)(3:0)
alarm_fifo_flags(3)(3:0)
alarm_fifo_flags(4)(3:0)
alarm_fifo_flags(5)(3:0)
alarm_fifo_flags(6)(3:0)
alarm_fifo_flags(7)(3:0)
reserved
reserved
reserved
reserved
reserved
reserved
reserved
alarm_rw0 alarm_rw1
_pll _pll
alarm_from
_pll
config108
0x6D
0x0000
alarm_sysref_err(3:0)
alarm_pap(3:0)
reserved
reserved
config109
config110
config111
config112
config113
config114
config115
config116
config117
config118
config119
config120
config121
config122
config123
config124
config125
config126
0x6E
0x6F
0x70
0x71
0x72
0x73
0x74
0x75
0x76
0x77
0x78
0x79
0x7A
0x7B
0x7C
0x7D
0x7E
0x7F
0x00xx
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
alarm_from_shorttest(7:0)
sfrac_coef1_ab(4;0)
memin_rw_losdct(7:0)
sfrac_coef2_ab(7;0)
sfrac_coef0_ab(1;0)
Reserved
reserved
sfrac_coef3_ab(9;0)
sfrac_coef4_ab(15;0)
sfrac_invgain_ab(15:0)
sfrac_coef4_ab(18:16)
reserved
sfrac_coef5_ab(9;0)
reserved
sfrac_coef6_ab(8;0)
sfrac_coef9_ab(1;0)
sfrac_coef7_ab(6;0)
sfrac_coef8_ab(4;0)
Reserved
sfrac_invgain_ab(19:16)
reserved
reserved
lfras_coefsel_a(2:0)
lfras_coefsel_b(2:0)
Reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
Reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
memin
_efc
_autoload
_done
config127
0x80
0x0000
memin_efc_error(4:0)
vendorid(1:0)
versionid(2:0)
64
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1 Register Descriptions
7.5.1.1 config0 Register – Address: 0x00, Default: 0x0218
Figure 81. config0 Register Format
15
14
13
12
11
10
9
1
8
0
qmc_offsetab_e
na
reserved
qmc_corrab_en
a
reserved
interp
7
6
5
4
3
2
alarm_zeros_tx
enable_ena
outsum_ena
alarm_zeros_je alarm_out_ena alarm_out_pol
sd_data_ena
pap_ena
inv_sinc_ab_en
a
reserved
Table 30. config0 Register Field Descriptions
Register Addr
Default
Value
Bit
Name
Function
Name
(Hex)
config0
0x0
15
14
13
qmc_offsetab_ena
reserved
Enable the offset function for the AB data path when asserted.
reserved
0
0
0
qmc_corrab_ena
Enable the Quadrature Modulator Correction (QMC) function for
the AB data path when asserted.
12
reserved
reserved
0
11:08 interp
Determines the interpolation amount.
0010
0000: 1x
0001: 2x
0010: 4x
0100: 8x
1000: 16x
7
alarm_zeros_txenable_ena
reserved
When asserted any alarm that isn’t masked will mid-level the DAC
output.
0
6
5
reserved
0
0
alarm_zeros_jesd_data_ena When asserted any alarm that isn’t masked will zero the data
coming out of the JESD block.
4
3
alarm_out_ena
When asserted the pin ALARM becomes an output instead of a
tri-stated pin.
1
1
alarm_out_pol
This bit changes the polarity of the ALARM signal. (0=negative
logic, 1=positive logic)
2
1
pap_ena
Turns on the Power Amp Protection (PAP) logic.
0
0
inv_sinc_ab_ena
Turns on the inverse sinc filter for the AB path when programmed
to ‘1’.
0
reserved
reserved
0
Copyright © 2015, Texas Instruments Incorporated
65
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.2 config1 Register – Address: 0x01, Default: 0x0003
Figure 82. config1 Register Format
15
14
reserved
6
13
12
reserved
4
11
sfrac_sel_ab
3
10
reserved
2
9
8
sfrac_ena_ab
7
lfrac_ena_ab
5
reserved
1
reserved
0
daca_
dacb_
dacc_
dacd_
reserved
reserved
reserved
reserved
compliment
compliment
compliment
compliment
Table 31. config1 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config1
0x1
15
14
13
12
11
sfrac_ena_ab
Turn on the small fractional delay filter for the AB data path.
reserved
0
0
0
0
0
reserved
lfrac_ena_ab
reserved
Turn on the large fractional delay filter for the AB data path.
reserved
sfrac_sel_ab
Select which data path is delay through the filter and which is delayed
through the matched delay line.
0 : Data path B goes through filter
1 : Data path A goes through filter
10
9
reserved
reserved
Reserved
Reserved
0
0
0
0
reserved
8
reserved
7
daca_ compliment
When asserted the output to the DACA is complimented. This allows
the user of the chip to effectively change the + and – designations of
the IOUTA pins.
6
5
4
dacb_ compliment
dacc_ compliment
dacd_ compliment
When asserted the output to the DACB is complimented. This allows
the user of the chip to effectively change the + and – designations of
the IOUTB pins.
0
0
0
When asserted the output to the DACC is complimented. This allows
the user of the chip to effectively change the + and – designations of
the IOUTC pins.
When asserted the output to the DACD is complimented. This allows
the user of the chip to effectively change the + and – designations of
the IOUTD pins.
3
2
1
0
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
0
0
1
1
66
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.3 config2 Register – Address: 0x02, Default: 0x2002
Figure 83. config2 Register Format
15
7
14
13
12
11
10
9
8
dac_ bitwidth
zero_
invalid_data
shorttest_ ena
reserved
reserved
reserved
reserved
6
5
4
3
2
1
0
sif4_ena
mixer_ ena
mixer_ gain
nco_ena
reserved
reserved
twos
sif_reset
Table 32. config2 Register Field Descriptions
Register Addr
Default
Value
Bit
Name
Function
Name
(Hex)
config2
0x2
15:14 dac_ bitwidth
Determines the bit width of the DAC.
00 : 16 bits
00
01 : 14 bits
10 : 16 bits
11 : 12 bits
13
12
11
10
9
zero_ invalid_data
Zero the data from the JESD block when the link is not established.
1
0
0
0
0
0
0
shorttest_ ena
reserved
Turns on the short test pattern of the JESD interface.
Reserved
Reserved
Reserved
Reserved
reserved
reserved
8
reserved
7
sif4_ena
When asserted the SIF interface becomes a 4 pin interface. This bit has
a lower priority than the dieid_ena bit.
6
5
4
mixer_ ena
mixer_ gain
nco_ena
When set high, the mixer block is turned on.
0
0
0
Add 6dB of gain to the mixer output when asserted.
When set high, the full NCO block is turned on. This is not necessary for
the fs/2, fs/4, -fs/4 and fs/8 modes.
3
2
1
reserved
reserved
twos
Reserved
Reserved
0
0
1
When asserted, this bit tells the chip to presume that 2’s complement
data is arriving at the input. Otherwise offset binary is presumed.
0
sif_reset
A transition from 0->1 causes a reset of the SIF registers. This bit is self
clearing. This bit cannot take the place of the RESETB pin during
powerup.
0
Copyright © 2015, Texas Instruments Incorporated
67
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.4 config3 Register – Address: 0x03, Default: 0xF380
Figure 84. config3 Register Format
15
7
14
6
13
12
11
reserved
3
10
reserved
2
9
8
reserved
0
coarse_dac
reserved
1
5
4
fifo_error_zeros
_data_ena
reserved
reserved
reserved
reserved
reserved
reserved
sif_ txenable
Table 33. config3 Register Field Descriptions
Register Addr
Default
Value
Bit
Name
Function
Name
(Hex)
config3
0x3
15:12 coarse_dac
Scales the output current in 16 equal steps.
VrefIO
1111
´ 4 ´ mem _coarse _ daca +1
(
)
Rbias
11:8 reserved
Reserved
0011
1
7
fifo_error_zeros_data_ena When asserted SerDes FIFO errors zero the data out of the JESD
block.
6:1
0
reserved
Reserved
000000
0
sif_ txenable
When asserted the internal value of TXENABLE is ‘1’.
7.5.1.5 config4 Register – Address: 0x04, Default: 0x00FF
Figure 85. config4 Register Format
15
14
13
12
11
10
2
9
1
8
0
alarms_mask(15:8)
7
6
5
4
3
alarms_mask(7:0)
Table 34. config4 Register Field Descriptions
Register Addr
Default
Value
Bit
15:0
Name
Function
Name
(Hex)
config4
0x4
alarms_mask(15:0)
Each bit is used to mask an alarm. Assertion masks the alarm:
bit15 = mask lane7 lane errors
bit14 = mask lane6 lane errors
bit13 = mask lane5 lane errors
bit12 = mask lane4 lane errors
bit11 = mask lane3 lane errors
bit10 = mask lane2 lane errors
bit9 = mask lane1 lane errors
bit8 = mask lane0 lane errors
bit7 = mask lane7 FIFO flags
bit6 = mask lane6 FIFO flags
bit5 = mask lane5 FIFO flags
bit4 = mask lane4 FIFO flags
bit3 = mask lane3 FIFO flags
bit2 = mask lane2 FIFO flags
bit1 = mask lane1 FIFO flags
bit0 = mask lane0 FIFO flags
0x00FF
68
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.6 config5 Register – Address: 0x05, Default: 0xFFFF
Figure 86. config5 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
alarms_mask(31:24)
4
3
alarms_mask(23:16)
Table 35. config5 Register Field Descriptions
Register Addr
Default
Value
Bit
Name
Function
Name
(Hex)
config5
0x5
15:0 alarms_mask(31:16)
Each bit is used to mask an alarm. Assertion masks the alarm:
bit15 = always set to "1"
0xFFFF
bit14 = always set to "1"
bit13 = mask SYSREF errors on link1
bit12 = mask SYSREF errors on link0
bit11 = mask alarm from PAP A block
bit10 = mask alarm from PAP B block
bit9 = mask alarm from PAP C block
bit8 = mask alarm from PAP D block
bit7 = reserved
bit6 = reserved
bit5 = reserved
bit4 = reserved
bit3 = mask alarm from SerDes block 0 PLL lock
bit2 = mask alarm from SerDes block 1 PLL lock
bit1 = mask SYSREF setup/hold measurement alarm
bit0 = mask DAC PLL lock alarm
7.5.1.7 config6 Register – Address: 0x06, Default: 0xFFFF
Figure 87. config6 Register Format
15
14
13
12
11
10
2
9
1
8
0
alarms_mask(47:40)
7
6
5
4
3
alarms_mask(39:32)
Table 36. config6 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config6
0x6
15:0 alarms_mask(47:32)
Each bit is used to mask an alarm. Assertion masks the alarm:
bit15 = mask alarm from lane7 short test
0xFFFF
bit14 = mask alarm from lane6 short test
bit13 = mask alarm from lane5 short test
bit12 = mask alarm from lane4 short test
bit11 = mask alarm from lane3 short test
bit10 = mask alarm from lane2 short test
bit9 = mask alarm from lane1 short test
bit8 = mask alarm from lane0 short test
bit7 = mask alarm from lane7 loss of signal detect
bit6 = mask alarm from lane6 loss of signal detect
bit5 = mask alarm from lane5 loss of signal detect
bit4 = mask alarm from lane4 loss of signal detect
bit3 = mask alarm from lane3 loss of signal detect
bit2 = mask alarm from lane2 loss of signal detect
bit1 = mask alarm from lane1 loss of signal detect
bit0 = mask alarm from lane0 loss of signal detect
Copyright © 2015, Texas Instruments Incorporated
69
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.8 config7 Register – Address: 0x07, Default: 0x0000
Figure 88. config7 Register Format
15
7
14
13
5
12
11
10
9
1
8
0
memin_ tempdata
6
4
3
2
reserved
memin_lane_ skew
Table 37. config7 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config7 No
RESET
Value
0x7
15:8 memin_ tempdata
This is the output from the chip temperature sensor. NOTE: when reading
these bits the SIF interface must be extremely slow, 1MHz range.
0x00
7:5
4:0
reserved
Reserved
000
memin_lane_ skew Measure of the lane skew for link0 only. Updated when the RBD is
released and measured in terms of JESD clock.
0000
NOTE: these bits are READ_ONLY
7.5.1.9 config8 Register – Address: 0x08, Default: 0x0000
Figure 89. config8 Register Format
15
reserved
7
14
reserved
6
13
reserved
5
12
11
10
qmc_offseta
2
9
1
8
0
4
3
qmc_offseta
Table 38. config8 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config8
AUTO
SYNC
0x8
15
14
13
reserved
reserved
reserved
Reserved
Reserved
Reserved
0
0
0
12:0 qmc_offseta
The DAC A offset correction. The offset is measured in DAC LSBs.
NOTE: Writing this register causes an auto-sync to be generated in
the QMC OFFSET block.
0x0000
7.5.1.10 config9 Register – Address: 0x09, Default: 0x0000
Figure 90. config9 Register Format
15
reserved
7
14
reserved
6
13
reserved
5
12
11
10
qmc_offsetb
2
9
1
8
0
4
3
qmc_offsetb
Table 39. config9 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config9
0x9
15:13 reserved
12:0 qmc_offsetb
Reserved
The DAC B offset correction. The offset is measured in DAC LSBs.
000
0x0000
70
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.11 config10 Register – Address: 0x0A, Default: 0x0000
Figure 91. config10 Register Format
15
reserved
7
14
reserved
6
13
12
11
10
reserved
2
9
1
8
0
reserved
5
4
3
reserved
Table 40. config10 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config10
AUTO
SYNC
0xA
15:13 reserved
12:0 reserved
reserved
reserved
000
0x0000
7.5.1.12 config11 Register – Address: 0x0B, Default: 0x0000
Figure 92. config11 Register Format
15
reserved
7
14
reserved
6
13
12
11
10
reserved
2
9
1
8
0
reserved
5
4
3
reserved
Table 41. config11 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config11
0xB
15:13 reserved
12:0 reserved
reserved
reserved
000
0x0000
7.5.1.13 config12 Register – Address: 0xC, Default: 0x0400
Figure 93. config12 Register Format
15
reserved
7
14
reserved
6
13
reserved
5
12
reserved
4
11
reserved
3
10
2
9
8
gmc_gaina
1
0
gmc_gaina
Table 42. config12 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config12
0xC
15
14
reserved
reserved
reserved
reserved
reserved
gmc_gaina
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
13
0
12
0
0
11
10:0
The quadrature correction gain A for DACAB path. The decimal point for
the multiplication is just left of bit9. This word is treated as unsigned so the
range is 0 to 1.9990. LSB=0.0009766
0x400
Copyright © 2015, Texas Instruments Incorporated
71
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.14 config13 Register – Address: 0xD, Default: 0x0400
Figure 94. Register Name: config13 Register Format
15
fs8
7
14
fs4
6
13
fs2
5
12
fsm4
4
11
reserved
3
10
9
8
0
qmc_ gainb
1
2
qmc_ gainb
Table 43. config13 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config13
0xD
15
14
13
12
fs8
These bits turn on the different coarse mixing options. Combining the
different options together can result in every possible n*Fs/8 [n=0->7].
Below is the valid programming table:
cmix=(fs8, fs4, fs2, fsm4)
0000 : no mixing
0001 : -fs/4
0
0
0
0
fs4
fs2
fsm4
0010 : fs/2
0100 : fs/4
1000 : fs/8
1100 : 3fs/8
1010 : 5fs/8
1110 : 7fs/8
11
reserved
Reserved
0
10:0
qmc_ gainb
The quadrature correction gain B for DAC AB path. The decimal point for
the multiplication is just left of bit9. This word is treated as unsigned so
the range is 0 to 1.9990. LSB=0.0009766.
0x400
7.5.1.15 config14 Register – Address: 0x0E, Default: 0x0400
Figure 95. Register Name: config14 Register Format
15
reserved
7
14
reserved
6
13
reserved
5
12
reserved
4
11
reserved
3
10
9
reserved
1
8
0
2
reserved
Table 44. config14 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config14
0xE
15
14
reserved
reserved
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
13
0
12
0
0
11
10:0
0x400
72
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.16 config15 Register – Address: 0x0F, Default: 0x0400
Figure 96. config15 Register Format
15
14
6
13
12
11
reserved
10
2
9
8
output _delayab
output _delaycd
reserved
1
7
5
4
3
0
reserved
Table 45. config15 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config15
0xF
15:14
13:12
11
output _delayab
output _delaycd
reserved
Delays the output to the DACs from 0 to 3 DAC clock cycles.
00
00
Delays the output to the DACs from 0 to 3 DAC clock cycles.
Reserved
Reserved
0
10:0
reserved
0x400
7.5.1.17 config16 Register – Address: 0x10, Default: 0x0000
Figure 97. config16 Register Format
15
reserved
7
14
reserved
6
13
reserved
5
12
11
10
2
9
1
8
0
reserved
4
qmc_phaseab
3
qmc_phaseab
Table 46. config16 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config16
AUTO
SYNC
0x10
15
14
reserved
Reserved
Reserved
Reserved
Reserved
0
reserved
0
13
reserved
0
0
12
reserved
11:0
qmc_phaseab
The QMC correction phase term for the DACAB path. The range is –0.5 to
0.49975. Programming “100000000000” = –0.5. Programming
“011111111111” = 0.49975.
0x000
Copyright © 2015, Texas Instruments Incorporated
73
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.18 config17 Register – Address: 0x11, Default: 0x0000
Figure 98. config17 Register Format
15
reserved
7
14
reserved
6
13
reserved
5
12
11
10
2
9
1
8
0
reserved
4
reserved
3
reserved
Table 47. config17 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config17
AUTO
SYNC
0x11
15
14
reserved
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
13
0
0
12
11:0
0x000
7.5.1.19 config18 Register – Address: 0x12, Default: 0x0000
Figure 99. config18 Register Format
15
14
13
12
11
10
2
9
1
8
0
phaseoffsetab
phaseoffsetab
7
6
5
4
3
Table 48. config18 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
phaseoffsetab
Function
config18
AUTO
0x12
Phase offset for NCO in DACAB path
0x0000
SYNC
7.5.1.20 config19 Register – Address: 0x13, Default: 0x0000
Figure 100. config19 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 49. config19 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config19
AUTO
0x13
reserved
0x0000
SYNC
74
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.21 config20 Register – Address: 0x14, Default: 0x0000
Figure 101. config20 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
phaseaddab
phaseaddab
4
3
Table 50. config20 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
phaseaddab
Function
Lower 16 bits of NCO Frequency adjust word for DACAB path.
config20
0x14
0x0000
7.5.1.22 config21 Register – Address: 0x15, Default: 0x0000
Figure 102. config21 Register Format
15
14
13
12
11
10
2
9
1
8
0
phaseaddab
phaseaddab
7
6
5
4
3
Table 51. config21 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
phaseaddab
Function
Middle 16 bits of NCO Frequency adjust word for DACAB path.
config21
0x15
0x0000
7.5.1.23 config22 Register – Address: 0x16, Default: 0x0000
Figure 103. config22 Register Format
15
14
13
12
11
10
2
9
1
8
0
phaseaddab
phaseaddab
7
6
5
4
3
Table 52. config22 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
phaseaddab
Function
Upper 16 bits of NCO Frequency adjust word for DACAB path.
config22
0x16
0x0000
Copyright © 2015, Texas Instruments Incorporated
75
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.24 config23 Register – Address: 0x17, Default: 0x0000
Figure 104. config23 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
Table 53. config23 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config23
0x17
reserved
0x0000
7.5.1.25 config24 Register – Address: 0x18, Default: 0x0000
Figure 105. config24 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 54. config24 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config24
0x18
reserved
0x0000
7.5.1.26 config25 Register – Address: 0x19, Default: 0x0000
Figure 106. config25 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 55. config25 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config25
0x19
reserved
0x0000
76
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.27 config26 Register – Address: 0x1A, Default: 0x0020
Figure 107. config26 Register Format
15
7
14
13
12
11
10
9
8
reserved
reserved
1
vbgr_ sleep
0
6
5
4
3
2
biasopamp_
sleep
tsense_ sleep
pll_sleep
clkrecv_sleep
daca_sleep
dacb_sleep
dacc_sleep
dacd_sleep
Table 56. config26 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config26
0x1A
15:10
reserved
Reserved
Reserved
000000
9
8
7
reserved
0
0
0
vbgr_ sleep
Turns off the Bandgap over internal R bias current generator bias
Turns off the bias OP amp when high.
biasopamp_
sleep
6
5
tsense_ sleep
pll_sleep
Turns off the temperature sensor when asserted.
Puts the DAC PLL into sleep mode when asserted.
0
1 FUSE
controlled
4
clkrecv_sleep
When asserted the clock input receiver gets put into sleep mode. This
also affects the SYSREF receiver as well.
0
3
2
1
0
daca_sleep
dacb_sleep
dacc_sleep
dacd_sleep
When asserted DACA is put into sleep mode
When asserted DACB is put into sleep mode
When asserted DACC is put into sleep mode
When asserted DACD is put into sleep mode
0
0
0
0
Copyright © 2015, Texas Instruments Incorporated
77
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.28 config27 Register – Address: 0x1B, Default: 0x0000
Figure 108. config27 Register Format
15
extref_ ena
7
14
13
12
11
10
2
9
1
8
0
dtest_ lane
5
dtest
6
4
3
reserved
reserved
atest
Table 57. config27 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config27
0x1B
15
extref_ ena
Allows the chip to use an external reference or the internal reference. (0=internal,
1=external)
0
14:12
11:8
dtest_ lane
dtest
Selects the lane to output the test signal. 0=lane0, 7=lane7
000
Allows digital test signals to come out the ALARM pin. 0000 : Test disabled, normal
ALARM pin function
0000
0001 : SERDES Block0 PLL clock/80
0010 : SERDES Block1 PLL clock/80
0011 : TESTFAIL (lane selected by dtest_lane)
0100 : SYNC(lane selected by dtest_lane)
0101 : OCIP (lane selected by dtest_lane)
0110 : EQUNDER (lane selected by dtest_lane)
0111 : EQOVER (lane selected by dtest_lane)
1000 – 1111 : not used
7
6
reserved
reserved
atest
Reserved
Reserved
0
0
5:0
Selects measurement of various internal signals at the ATEST pin. 0=off
000001 : DAC PLL VSSA (0V)
000000
000010 : DAC PLL VDD at DACCLK receiver and ndivider (0.9V)
000011 : DAC PLL 100uA bias current measurement into 0V
000100 : DAC PLL 100uA vbias at VCO (~0.8V nmos diode)
000101 : DAC PLL VDD at prescaler and mdivider (0.9V)
000110 : DAC PLL VSSA (0V)
000111 : DAC PLL VDDA1.8 (1.8V)
001000 : DAC PLL loop filter voltage (0 to 1V, ~0.5V when locked)
001001 : DACA VDDA18 (1.8V)
001010 : DACA VDDCLK (0.9)
001011 : DACA VDDDAC (0.9)
001100 : DACA VSSA (0V)
001101 : DACA VSSESD (0V)
001110 : DACA VSSA (0V)
001111 : DACA main current source PMOS cascode bias (1.65V)
010000 : DACA output switch cascode bias (0.4V)
010001 : DACB VDDA18 (1.8V)
010010 : DACB VDDCLK (0.9)
010011 : DACB VDDDAC (0.9)
010100 : DACB VSSA (0V)
010101 : DACB VSSESD (0V)
010110 : DACB VSSA (0V)
010111 : DACB main current source PMOS cascode bias (1.65V)
011000 : DACB output switch cascode bias (0.4V)
011001 : DACC VDDA18 (1.8V)
011010 : DACC VDDCLK (0.9)
011011 : DACC VDDDAC (0.9)
011100 : DACC VSSA (0V)
011101 : DACC VSSESD (0V)
011110 : DACC VSSA (0V)
011111 : DACC main current source PMOS cascode bias (1.65V)
78
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
Table 57. config27 Register Field Descriptions (continued)
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config27
(continued)
0x1B
5:0
atest
100000 : DACC output switch cascode bias (0.4V)
100001 : DACD VDDA18 (1.8V)
000000
100010 : DACD VDDCLK (0.9)
100011 : DACD VDDDAC (0.9)
100100 : DACD VSSA (0V)
100101 : DACD VSSESD (0V)
100110 : DACD VSSA (0V)
100111 : DACD main current source PMOS cascode bias (1.65V)
101000 : DACD output switch cascode bias (0.4V)
101001 : Temp Sensor VSSA (0V)
101010 : Temp Sensor amplifier output (0 to 1.8V)
101011 : Temp Sensor reference output (~0.6V, can be trimmed)
101100 : Temp Sensor comparator output (0 to 1.8V)
101101 : Temp Sensor 64uA bias voltage (~0.8V nmos diode)
101110 : BIASGEN 100uA bias measured to 0V (to be trimmed)
101111 : Temp Sensor VDD (0.9V)
110000 : Temp Sensor VDDA18 (1.8V)
110001: DAC bias current measured into 1.8V. scales with coarse DAC setting (7.3µA to
117µA)
110010: Bangap PTAT current measured into 0V (~20µA)
110011: CoarseDAC PMOS current source gate (~1V)
110100: RBIAS (0.9V)
110101: EXTIO (0.9V)
110110: Bandgap PMOS cascode gate (0.7V)
110111: Bandgap startup circuit output (~0V when BG started)
111000: Bandgap output (0.9V, can be trimmed)
111001: SYNCB LVDS buffer reference voltage (1.2V) must set syncb_lvds_efuse_sel to
measure.
111010: VSS in digital core MET1 (0V)
111011: VSS in digital core MET1 (0V)
111100: VSS near bump (0V)
111101: VDDDIG in digital core MET1 (0.9V)
111110: VDDDIG in digital core MET1 (0.9V)
7.5.1.29 config28 Register – Address: 0x1C, Default: 0x0000
Figure 109. config28 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 58. config28 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config28
0x1C
15:8
7:0
reserved
reserved
reserved
reserved
0x00
0x00
Copyright © 2015, Texas Instruments Incorporated
79
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.30 config29 Register – Address: 0x1D, Default: 0x0000
Figure 110. config29 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
Table 59. config29 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config29
0x1D
15:8
7:0
reserved
reserved
reserved
reserved
0x00
0x00
7.5.1.31 config30 Register – Address: 0x1E, Default: 0x1111
Figure 111. config30 Register Format
15
14
13
12
11
10
2
9
1
8
0
syncsel_ qmoffsetab
reserved
reserved
7
6
5
4
3
syncsel_ qmcorrab
Table 60. config30 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config30
0x1E
15:12
syncsel_ qmoffsetab Select the sync for the QMCoffsetAB block. A ‘1’ in the selected bit
0x1
place allows the selected sync to pass to the block.
bit0 = auto-sync from SIF register write
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync
11:8
7:4
reserved
reserved
0x1
syncsel_ qmcorrab
Select the sync for the QMCcorrAB block. A ‘1’ in the selected bit place
allows the selected sync to pass to the block.
bit0 = auto-sync from SIF register write
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync
0x1
0x1
3:0
reserved
reserved
80
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.32 config31 Register – Address: 0x1F, Default: 0x1111
Figure 112. config31 Register Format
15
7
14
13
5
12
11
10
2
9
1
8
0
syncsel_ mixerab
reserved
6
4
3
syncsel_ nco
reserved
sif_sync
reserved
Table 61. config31 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config31
0x1F
15:12
syncsel_ mixerab Select the sync for the mixerAB block. A ‘1’ in the selected bit place allows
0x1
the selected sync to pass to the block.
bit0 = auto-sync from SIF register write
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync
11:8
7:4
reserved
Reserved
0x1
0x4
syncsel_ nco
Select the sync for the NCO accumulators. A ‘1’ in the selected bit place
allows the selected sync to pass to the block.
bit0 = ‘0’
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync
3:2
1
reserved
sif_sync
reserved
Reserved
00
0
This is the SIF SYNC signal.
Reserved
0
0
Copyright © 2015, Texas Instruments Incorporated
81
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.33 config32 Register – Address: 0x20, Default: 0x0000
Figure 113. config32 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
syncsel_ dither
syncsel_ pap
reserved
4
3
syncsel_ fir5a
Table 62. config32 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config32
0x20
15:12
syncsel_ dither
Select the sync for the Dithering block.
bit0 = ‘0’
0x0
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync
11:8
7:4
reserved
Reserved
0x0
0x0
syncsel_ pap
7:4 Select the sync for the PA Protection block.
bit0 = ‘0’
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync 0x0
3:0
syncsel_ fir5a
Select the sync for the small fractional delay FIR filter coefficient loading.
0x0
bit0 = ‘0’
bit1 = sysref
bit2 = sync_out from JESD
bit3 = sif_sync
7.5.1.34 config33 Register – Address: 0x21, Default: 0x0000
Figure 114. config33 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 63. config33 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config33
0x21
Reserved
0x0000
82
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.35 config34 Register – Address: 0x22, Default: 0x1B1B
Figure 115. config34 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
reserved
patha_in _sel
pathb_in _sel
reserved
4
3
0
patha_ out_sel
pathb_ out_sel
pathc_ out_sel
pathd_ out_sel
Table 64. config34 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config34
0x22
15:14
patha_in _sel
This selects the word used for the path A input.
00 = Sample 0 from JESD is selected for data path A
01 = Sample 1 from JESD is selected for data path A
10 = Sample 2 from JESD is selected for data path A
11 = Sample 3 from JESD is selected for data path A
00
13:12
pathb_in _sel
This selects the word used for the path B input.
00 = Sample 0 from JESD is selected for data path B
01 = Sample 1 from JESD is selected for data path B
10 = Sample 2 from JESD is selected for data path B
11 = Sample 3 from JESD is selected for data path B
01
11:10
9:8
reserved
reserved
reserved
10
11
00
reserved
7:6
patha_ out_sel
This selects the word used for the DACA output.
00 = data path A goes to DACA
01 = data path B goes to DACA
10 = zeroes go to DACA
11 = zeroes go to DACA
5:4
3:2
1:0
pathb_ out_sel
pathc_ out_sel
pathd_ out_sel
This selects the word used for the DACB output.
00 = data path A goes to DACB
01 = data path B goes to DACB
10 = zeroes go to DACB
01
10
11
11 = zeroes go to DACB
This selects the word used for the DACC output.
00 = data path A goes to DACC
01 = data path B goes to DACC
10 = zeroes go to DACC
11 = zeroes go to DACC
This selects the word used for the DACD output.
00 = data path A goes to DACD
01 = data path B goes to DACD
10 = zeroes go to DACD
11 = zeroes go to DACD
Copyright © 2015, Texas Instruments Incorporated
83
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.36 config35 Register – Address: 0x23, Default: 0xFFFF
Figure 116. config35 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
sleep_cntl
sleep_cntl
4
3
Table 65. config35 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
sleep_cntl
Function
config35
0x23
This controls the routing of the SLEEP pin signal to different blocks.
Assertion means that the SLEEP signal will be sent to the block. These
bits do not override the SIF bits, just the SLEEP signal from the pin.
When asserted,
0xFFFF
bit15 through bit9 = Not used
bit8 = Allows the Band gap over R to sleep (BUG… in this PG it is
hooked to bit7)
bit7 = Allows the Bias OP Amp to sleep
bit6 = Allows the TEMP Sensor to sleep
bit5 = Allows the PLL to sleep
bit4 = Allows the CLK_RECV to sleep
bit3 = Allows DACD to sleep
bit2 = Allows DACC to sleep
bit1 = Allows DACB to sleep
bit0 = Allows DACA to sleep
7.5.1.37 config36 Register – Address: 0x24, Default: 0x0000
Figure 117. config36 Register Format
15
14
reserved
6
13
12
11
10
9
1
8
0
reserved
2
7
5
4
3
reserved
cdrvser_ sysref_mode
reserved
reserved
Table 66. config36 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config36
0x24
15:13
12:7
6:4
reserved
reserved
Reserved
Reserved
000
000000
000
cdrvser_
sysref_mode
Determines how SYSREF is used to sync the clock dividers in the device.
000 = Don’t use SYSREF pulse
001 = Use all SYSREF pulses
010 = Use only the next SYSREF pulse
011 = Skip one SYSREF pulse then use only the next one
100 = Skip one SYSREF pulse then use all pulses.
3:2
1:0
reserved
reserved
Reserved
Reserved
00
00
84
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.38 config37 Register – Address: 0x25, Default: 0x8000
Figure 118. config37 Register Format
15
14
clkjesd_ div
6
13
12
11
10
9
1
8
reserved
0
reserved
3
7
5
4
2
reserved
reserved
reserved
reserved
Table 67. config37 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config37
0x25
15:13
clkjesd_ div
This controls the amount of dividing down the DACCLK gets to generate
100
the JESD clock. It is independent of the interpolation because of the
different JESD interfaces.
“000” : DACCLK
“001” : div2
“010” : div4
“011” : div8
“100” : div16
“101” : div32
“110” : always 1
“111” : always 0
12:10
9:7
6:4
3:1
0
reserved
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
Reserved
000
000
000
000
0
7.5.1.39 config38 Register – Address: 0x26, Default: 0x0000
Figure 119. config38 Register Format
15
14
13
12
11
10
9
8
0
dither_ ena
dither_ mixer_ena
7
6
5
4
3
2
1
dither_sra_sel
reserved
reserved
reserved
Table 68. config38 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
dither_ ena
Function
config38
0x26
15:12
11:8
7:4
Turns on DITHER block for each data path
bit15 = reserved
bit14 = reserved
bit13 = data path B
bit12 = data path A
0000
dither_ mixer_ena Turns on the FS/2 mixer at the output of the CIC in the DITHER block.
0000
0000
bit11 = reserved
bit10 = reserved
bit9 = data path B
bit8 = data path A
dither_sra_sel
Select the amount of dithering added to the signal. 0 is the maximum
dithering.
3:2
1
reserved
reserved
reserved
Reserved
Reserved
Reserved
00
0
0
0
Copyright © 2015, Texas Instruments Incorporated
85
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.40 config39 Register – Address: 0x27, Default: 0x0000
Figure 120. config39 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
Table 69. config39 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config39
0x27
Reserved
0x0000
7.5.1.41 config40 Register – Address: 0x28, Default: 0x0000
Figure 121. config40 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 70. config40 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config40
WRITE
TO
0x28
Reserved
0x0000
CLEAR
7.5.1.42 config41 Register – Address: 0x29, Default: 0x0000
Figure 122. config41 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 71. config41 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config41
0x29
Reserved
0xFFFF
86
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.43 config42 Register – Address: 0x2A, Default: 0x0000
Figure 123. config42 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
Table 72. config42 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config42
0x2A
Reserved
0000
7.5.1.44 config43 Register – Address: 0x2B, Default: 0x0000
Figure 124. config43 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 73. config43 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config43
0x2B
Reserved
0x0000
7.5.1.45 config44 Register – Address: 0x2C, Default: 0x0000
Figure 125. config44 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 74. config44 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config44
0x2C
Reserved
0000
Copyright © 2015, Texas Instruments Incorporated
87
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.46 config45 Register – Address: 0x2D, Default: 0x0000
Figure 126. config45 Register Format
15
reserved
7
14
6
13
5
12
11
10
2
9
8
0
reserved
3
4
1
reserved
pap_ dlylen_sel
pap_gain
Table 75. config45 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15
Name
Function
config45
0x2D
reserved
Reserved
Reserved
0
14:4 reserved
00000000000
0
3
pap_ dlylen_sel Select the length of the PAP average:
0 : 64 samples
1 : 128 samples
2:0
pap_gain
The amount of attenuation to apply when the threshold for PAP is met:
000
000 : no attenuation
001 : divide by 2
010 : divided by 4
011 : divided by 8
100 : divided by 16
101 : no attenuation
110 : no attenuation
111 : no attenuation
7.5.1.47 config46 Register – Address: 0x2E, Default: 0xFFFF
Figure 127. config46 Register Format
15
14
13
12
11
10
2
9
1
8
0
pap_vth
pap_vth
7
6
5
4
3
Table 76. config46 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
pap_vth
Function
config46
0x2E
The threshold value for the PA protection logic. When the power
measurement is greater than this activate the PA protection logic.
0xFFFF
88
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.48 config47 Register – Address: 0x2F, Default: 0x0004
Figure 128. config47 Register Format
15
14
13
12
11
10
9
1
8
0
reserved
titest_dieid_rea
d_ena
reserved
reserved
7
6
5
4
3
2
reserved
reserved
reserved
sifdac_ena
Table 77. config47 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config47
0x2F
15
14
reserved
Reserved
0
0
titest_dieid_read When asserted, the die ID can be read out after fuse autoload is finished
_ena
on register 100-107. When de-asserted normal function of the registers is
read out.
13
12:3
2
reserved
reserved
reserved
reserved
sifdac_ena
Reserved
0
Reserved
0000000000
Reserved
1
0
0
1
Reserved
0
When asserted the DAC output is set to the value in register sifdac.
7.5.1.49 config48 Register – Address: 0x30, Default: 0x0000
Figure 129. config48 Register Format
15
14
13
12
11
10
2
9
1
8
0
sifdc
sifdc
7
6
5
4
3
Table 78. config48 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
sifdc
Function
config48
0x30
This is the value that is sent to the digital blocks when register sifdac_ena
is asserted.
0x0000
Copyright © 2015, Texas Instruments Incorporated
89
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.50 config49 Register – Address: 0x31, Default: 0x0000
Figure 130. config49 Register Format
15
7
14
13
12
pll_reset
11
pll_
ndivsync_ena
10
9
1
8
0
lockdet_ adj
pll_ena
pll_cp
6
5
4
3
2
pll_n
memin_pll_lfvolt
Table 79. config49 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config49
0x31
15:13
lockdet_ adj
Adjusts the sensitivity of the DAC PLL lock detector; 4 settings from 000
to 011. The 011 setting has the widest lock detection window, tolerating
more jitter while reporting a lock. The 000 setting has a narrow window
and will indicate an unlocked state more often.
000
12
11
10
pll_reset
When set, the M divider, N divider and PFD are held reset.
0
0
pll_ ndivsync_ena When on, the SYSREF input is used to sync the N dividers of the PLL.
pll_ena
Enables the PLL output as the DAC clock when set; the clock provided at
0
the DACCLKP/N is used as the PLL reference clock. When cleared, the
PLL is bypassed and the clock provided at the DACCLKP/N pins is used
as the DAC clock
FUSE
controlled
9:8
7:3
2:0
pll_cp
Must be set to 00 for proper PLL operation
Reference clock divider; divide by is N+1
00
pll_n
00000
memin_pll_lfvolt
Indicates the loop filter voltage; 111 is max, 000 is min. When the PLL is
correctly programmed, this will read 011 or 100 for a centered loop filter
voltage.
000
READ
ONLY
7.5.1.51 config50 Register – Address: 0x32, Default: 0x0000
Figure 131. config50 Register Format
15
14
13
12
11
10
2
9
1
8
0
PLL_M
7
6
5
4
3
PLL_P
reserved
Table 80. config50 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config50
0x32
15:8
7:4
PLL_M
VCO feedback divider; divide by is M+1
00000000
0000
PLL_P
VCO prescaler divider;
0000 : div by 2
0001 : div by 3
0010 : div by 4
0011 : div by 5
0100 : div by 6
0101 : div by 7
0110 : div by 8
0111 : div by 9
1000 : div by 4
1001 : div by 6
1010 : div by 8
1011 : div by 10
1100 : div by 12
3:0
reserved
Reserved
0000
90
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.52 config51 Register – Address: 0x33, Default: 0x0100
Figure 132. config51 Register Format
15
pll_vcosel
7
14
6
13
5
12
11
10
2
9
1
8
pll_ vcoitune
0
pll_vco
4
3
pll_ vcoitune
pll_cp_adj
reserved
Table 81. config51 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config51
0x33
15
14:9
8:7
pll_vcosel
pll_vco
4GHz VCO selected when set, 5GHz VCO selected when cleared.
VCO frequency range control; 000000 is fmin, 11111 is fmax
0
000000
10
pll_ vcoitune
VCO core bias current adjustment; 00 is 7mA, 01 is 8.4mA, 10 is 9.8mA,
11 is11.2mA.
6:2
1:0
pll_cp_adj
reserved
adjusts the charge pump current; 0 to 1.55mA is 50µA steps. Setting to
00000 will hold the LPF pin at 0V.
00000
00
Reserved
7.5.1.53 config52 Register – Address: 0x34, Default: 0x0000
Figure 133. config52 Register Format
15
14
13
12
syncb_lvds_
effuse_sel
11
10
2
9
8
syncb_lvds_
lopwrb
syncb_lvds_
lopwra
syncb_lvds_
lpsel
reserved
reserved
syncb_lvds_
sleep
7
6
5
4
3
1
0
syncb_lvds_
sub_ena
reserved
Table 82. config52 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config52
0x34
15
syncb_lvds_
lopwrb
SYNCB LVDS Output current control LSB; allows output current to be
scaled from ~2mA to ~4mA
0
0
0
0
14
13
12
syncb_lvds_
lopwra
SYNCB LVDS Output current control MSB; allows output current to be
scaled from ~2mA to ~4mA
syncb_lvds_ lpsel SYNCB LVDS output on chip termination control; 100 Ω when cleared,
200 Ω when set.
syncb_lvds_
effuse_sel
Enabled SYNCB LVDS bias bandgap reference voltage to the ATEST
multiplexer. ATEST must be set to 111001 to enable this output.
11:10
reserved
reserved
Reserved
Reserved
00
0
9
8
syncb_lvds_
sleep
The SYNCB LVDS output is in power down when set, active when
cleared.
0
7
syncb_lvds_
sub_ena
SYNCB LVDS output common mode is 1.2V when cleared, 0.9V when set.
0
6:0
reserved
Reserved
0000000
Copyright © 2015, Texas Instruments Incorporated
91
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.54 config53 Register – Address: 0x35, Default: 0x0000
Figure 134. config53 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
reserved
reserved
Table 83. config53 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config53
0x35
15:12
11:8
7:2
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
0000
0000
000000
00
1:0
7.5.1.55 config54 Register – Address: 0x36, Default: 0x0000
Figure 135. config54 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 84. config54 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config54
0x36
Reserved
0x0000
7.5.1.56 config55 Register – Address: 0x37, Default: 0x0000
Figure 136. config55 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 85. config55 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config55
0x37
Reserved
0x0000
92
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.57 config56 Register – Address: 0x38, Default: 0x0000
Figure 137. config56 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
Table 86. config56 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config56
0x38
Reserved
0x0000
7.5.1.58 config57 Register – Address: 0x39, Default: 0x0000
Figure 138. config57 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 87. config57 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config57
0x39
Reserved
0x0000
7.5.1.59 config58 Register – Address: 0x3A, Default: 0x0000
Figure 139. config58 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 88. config58 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config58
0x3A
Reserved
0x0000
Copyright © 2015, Texas Instruments Incorporated
93
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.60 config59 Register – Address: 0x3B, Default: 0x0000
Figure 140. config59 Register Format
15
14
6
13
12
11
10
2
9
reserved
1
8
0
serdes_ clk_sel
7
serdes_ refclk_div
5
4
3
reserved
reserved
Table 89. config59 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config59
0x3B
15
serdes_ clk_sel
Select either the DAC PLL output or the DACCLK from the pins to be
the SerDes PLL reference divider input clock.
0
14:11
serdes_
refclk_div
The divide amount for the serdes PLL reference clock divider. The
divider amount is serdes_refclk_div plus one.
0000
10:2
1:0
reserved
reserved
Reserved
Reserved
000000000
00
7.5.1.61 config60 Register – Address: 0x3C, Default: 0x0000
Figure 141. config60 Register Format
15
14
13
12
11
10
2
9
1
8
0
rw_cfgpll
rw_cfgpll
7
6
5
4
3
Table 90. config60 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
rw_cfgpll
Function
config60
0x3C
15:0
Control the PLL of the SerDes.
0x0000
Bit15
– ENDIVCLK, enables output of a divide-by-5 of PLL clock.
Bit14:13 – reserved.
Bit12:11 – LB, specify loop bandwidth settings.
Bit10
Bit9
Bit8:1
Bit0
– SLEEPPLL, puts the PLL into sleep state when high.
– VRANGE, select between high and low VCO.
– MPY, select PLL multiply factor between 4 and 25.
– reserved.
94
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.62 config61 Register – Address: 0x3D, Default: 0x0000
Figure 142. config61 Register Format
15
reserved
7
14
6
13
5
12
11
10
2
9
1
8
0
rw_cfgrx0
3
4
rw_cfgrx0
Table 91. config61 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15
Name
Function
config61
0x3D
reserved
Reserved
0
14:0 rw_cfgrx0 Upper 15 bits of the configuration info for SerDes receivers.
000000000000000
Bit14:12
TESTPATT, Enables and selects verification of one of three
PRBS patterns, a user defined pattern or a clock test pattern.
Bit11
Bit10
Bit9:8
Bit7
reserved
reserved
reserved
ENOC, enable samplers offset compensation.
EQHLD, hold the equalizer in its current status.
Bit6
Bit5:3
EQ, enable and configure the equalizer to compensate the
loss in the transmission media.
Bit2:0
CDR, configure the clock/data recovery algorithm.
7.5.1.63 config62 Register – Address: 0x3E, Default: 0x0000
Figure 143. config62 Register Format
15
14
13
12
11
10
2
9
1
8
0
rw_cfgrx0
rw_cfgrx0
7
6
5
4
3
Table 92. config62 Register Field Descriptions
Register Addr
Default
Value
Bit
Name
Function
Name
(Hex)
config62
0x3E
15:0 rw_cfgrx0 Lower 16 bits of the configuration info for SerDes receivers.
0x0000
Bit15:13
Bit12:11
Bit10:8
– LOS, enable loss of signal detection.
– reserved.
– TERM, select input termination options for serial lanes.
Note: AC coupling is recommended for JESD204B compliance.
Bit7
– reserved
Bit6:5
Bit4:2
– RATE, operating rate, select full, half, quarter or eighth rate operation.
– BUSWIDTH, select the parallel interface width (16 bit or 20bit). "010" -
20-bit; "011" - 16-bit
Note: 16bit is not compatible with JESD204B.
Bit1
Bit0
SLEEPRX, powers the receiver down into sleep (fast power up) state
when high.
– reserved.
Copyright © 2015, Texas Instruments Incorporated
95
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.64 config63 Register – Address: 0x3F, Default: 0x0000
Figure 144. config63 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
Not Used
INVPAIR
4
3
Table 93. config63 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config63
0x3F
15:8
7:0
Not Used
INVPAIR
Not Used
0x00
0x00
Allows the PN pairs of the SerDes lanes to be inverted.
bit7 = lane7
bit6 = lane6
bit5 = lane5
bit4 = lane4
bit3 = lane3
bit2 = lane2
bit1 = lane1
bit0 = lane0
7.5.1.65 config64 Register – Address: 0x40, Default: 0x0000
Figure 145. config64 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 94. config64 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config64
0x40
Reserved
0x0000
7.5.1.66 config65 Register – Address: 0x41, Default: 0x0000
Figure 146. config65 Register Format
15
14
13
12
11
10
2
9
1
8
0
errorcnt_ link0
errorcnt_ link0
7
6
5
4
3
Table 95. config65 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
errorcnt_ link0
Function
config65
READ
ONLY
0x41
This is the error count for link0. What is counted as an error is determined
by error_ena_link0. This is a 16bit value that is cleared when a JESD
synchronization is performed or err_cnt_clr_link0 is programmed to a ‘1’.
0x0000
96
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.67 config66 Register – Address: 0x42, Default: 0x0000
Figure 147. config66 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
errorcnt_ link1
errorcnt_ link1
4
3
Table 96. config66 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
errorcnt_ link1
Function
config66
READ
ONLY
0x42
This is the error count for link1. What is counted as an error is determined
by error_ena_link1. This is a 16bit value that is cleared when a JESD
synchronization is performed or err_cnt_clr_link0 is programmed to a ‘1’.
0x0000
7.5.1.68 config67 Register – Address: 0x43, Default: 0x0000
Figure 148. config67 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 97. config67 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config67
READ
0x43
Reserved
0x0000
ONLY
7.5.1.69 config68 Register – Address: 0x44, Default: 0x0000
Figure 149. config68 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 98. config68 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config68
READ
0x44
Reserved
0x0000
ONLY
Copyright © 2015, Texas Instruments Incorporated
97
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.70 config69 Register – Address: 0x45, Default: 0x0000
Figure 150. config69 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
reserved
reserved
4
3
Table 99. config69 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config69
0x45
Reserved
0x0000
7.5.1.71 config70 Register – Address: 0x46, Default: 0x0120
Figure 151. config70 Register Format
15
14
13
12
11
10
2
9
lid1
1
8
lid0
5
7
6
4
3
0
lid1
lid2
reserved
Table 100. config70 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config70
0x46
15:11
10:6
5:1
lid0
The JESD ID for JESD lane 0.
The JESD ID for JESD lane 1.
The JESD ID for JESD lane 2.
Reserved
00000
00001
00010
0
lid1
lid2
0
reserved
7.5.1.72 config71 Register – Address: 0x47, Default: 0x3450
Figure 152. config71 Register Format
15
14
13
12
11
10
2
9
lid4
1
8
lid3
5
7
6
4
3
0
lid4
lid5
reserved
Table 101. config71 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config71
0x47
15:11
10:6
5:1
lid3
The JESD ID for JESD lane 3.
The JESD ID for JESD lane 4.
The JESD ID for JESD lane 5.
Reserved
00011
00100
00101
0
lid4
lid5
0
reserved
98
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.73 config72 Register – Address: 0x48, Default: 0x31C3
Figure 153. config72 Register Format
15
7
14
6
13
12
11
10
9
lid7
1
8
lid6
5
4
3
2
0
lid7
reserved
subclassv
jesdv
Table 102. config72 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config72
0x48
15:11
10:6
5:4
lid6
The JESD ID for JESD lane 6.
The JESD ID for JESD lane 7.
reserved
00110
00111
00
lid7
reserved
subclassv
3:1
Selects the JESD subclass supported. Note: “001” is subclass 1 and
001
this is the only mode supported
0
jesdv
Selects the version of JESD supported (0=A, 1=B) Note: JESD 204B is
1
only supported version.
7.5.1.74 config73 Register – Address: 0x49, Default: 0x0000
Figure 154. config73 Register Format
15
14
13
12
11
10
2
9
1
8
0
link_ assign
link_ assign
7
6
5
4
3
Table 103. config73 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
link_ assign
Function
config73
0x49
Each JESD lane can be assigned to any of the 4 links. There are two bits for
each lane: “00”=link0, “01”=link1, “10”=reserved and “11”=reserved
bits(15:14) : JESD lane7 link selection
0x0000
bits(13:12) : JESD lane6 link selection
bits(11:10) : JESD lane5 link selection
bits(9:8) : JESD lane4 link selection
bits(7:6) : JESD lane3 link selection
bits(5:4) : JESD lane2 link selection
bits(3:2) : JESD lane1 link selection
bits(1:0) : JESD lane0 link selection
Copyright © 2015, Texas Instruments Incorporated
99
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.75 config74 Register – Address: 0x4A, Default: 0x001E
Figure 155. config74 Register Format
15
7
14
6
13
12
11
10
2
9
1
8
lane_ena
5
4
3
0
jesd_test_seq
dual
init_ state
jesd_ reset_n
Table 104. config74 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:8
Name
lane_ena
Function
config74
0x4A
Turn on each SerDes lane as needed. Signal is active high.
bit15 : SerDes lane7 enable
0x00
bit14 : SerDes lane6 enable
bit13 : SerDes lane5 enable
bit12 : SerDes lane4 enable
bit11 : SerDes lane3 enable
bit10 : SerDes lane2 enable
bit9 : SerDes lane1 enable
bit8 : SerDes lane0 enable
7:6
jesd_test_seq Set to select and verify link layer test sequences. The error for these
sequences comes out the lane alarms bit0. 1= fail and 0 = pass.
00 : test sequence disabled
00
01 : verify repeating D.21.5 high frequency pattern for random jitter
10 : verify repeating K.28.5 mixed frequency pattern for deterministic jitter
11 : verify repeating ILA sequence
5
dual
Turn on “DUAL DAC” mode. This disables the clocks to the C and D data
paths, reducing the power of the DIG block.
0
4:1
init_ state
Put the JESD block into “INIT_STATE” mode when high. During this mode the
JESD can be programmed and its outputs will stay at zero. NOTE: See the
JESD description of the correct startup sequence.
1111
0
0
jesd_ reset_n Reset the JESD block when low. NOTE: See the JESD description of the
correct startup sequence.
7.5.1.76 config75 Register – Address: 0x4B, Default: 0x0000
Figure 156. config75 Register Format
15
14
reserved
6
13
12
11
10
9
1
8
0
rbd_m1
2
7
5
4
3
f_m1
Table 105. config75 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config75
0x4B
15:13
12:8
reserved
rbd_m1
Reserved
000
This controls the amount of elastic buffers being used in the JESD. Larger
numbers will mean more latency, but smaller numbers may not hold enough
data to capture the input skew. This value must always be ≤ k_m1
00000
7:0
f_m1
This is the number of octets in the frame. The DAC39J84 only supports 1,2,4
or 8 octets per frame so the only valid values are 0,1,3, and 7.
0x00
100
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.77 config76 Register – Address: 0x4C, Default: 0x0000
Figure 157. config76 Register Format
15
14
Reserved
6
13
12
11
10
9
1
8
0
k_m1
2
7
5
4
3
reserved
reserved
reserved
l_m1
Table 106. config76 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config76
0x4C
15:13
12:8
7
reserved
k_m1
Reserved
000
This is the number of frames in a multi-frame. The range is 0-31.
00000
reserved
reserved
reserved
l_m1
Reserved
Reserved
Reserved
0
0
0
6
5
4:0
This is the number of lanes used by the JESD. Possible values are 0-7.
00000
7.5.1.78 config77 Register – Address: 0x4D, Default: 0x0300
Figure 158. config77 Register Format
15
14
13
12
11
10
9
1
8
m_m1
7
6
5
4
3
2
0
reserved
s_m1
Table 107. config77 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config77
0x4D
15:8
m_m1
This is the number of converters per link. NOTE: Valid programmed values
0x03
are 0, 1 and 3.
7:5
4:0
reserved
s_m1
Reserved
000
This is the number of converter samples per frame. NOTE: Valid
00000
programming is 0 or 1.
Copyright © 2015, Texas Instruments Incorporated
101
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.79 config78 Register – Address: 0x4E, Default: 0x0F0F
Figure 159. config78 Register Format
15
14
reserved
6
13
12
11
10
9
1
8
0
nprime_ m1
7
5
4
3
2
reserved
hd
scr
n_m1
Table 108. config78 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config78
0x4E
15:13
12:8
reserved
Reserved
000
nprime_ m1
This is the number of adjusted bits per sample. NOTE: 15 is the only valid
01111
value.
7
6
reserved
hd
Reserved
0
0
High Density mode for the JESD. When asserted samples are split across
lanes.
5
scr
Turns on the scrambler function in the JESD block.
0
4:0
n_m1
This is the number of bits per sample. NOTE: 15 is the only valid value.
01111
7.5.1.80 config79 Register – Address: 0x4F, Default: 0x1CC1
Figure 160. config79 Register Format
15
14
13
12
11
10
2
9
1
8
0
match_ data
7
6
5
4
3
match_ specific
match_ctrl
no_lane_ sync
reserved
jesd_commaali
gn_ena
Table 109. config79 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config79
0x4F
15:8
match_ data
The character to match. Normally it is a /R/=/K28.0/=0x1C, but the
user can program it to any character.
00011100
7
6
5
match_ specific
match_ctrl
Match a specified character to start JESD buffering when ‘1’. If
programmed to ‘0’ then the first non-K will start the buffering.
1
When asserted, the match character is a CONTROL character instead
of a DATA character.
1
0
no_lane_ sync
Assert if the TX side does not support lane initialization. This way the
RX won’t flag errors in the configuration portion of the ILA.
4:1
0
reserved
Reserved
0000
1
jesd_commaalign_en always “1”
a
102
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.81 config80 Register – Address: 0x50, Default: 0x0000
Figure 161. config80 Register Format
15
14
6
13
5
12
11
10
2
9
8
adjcnt_ link0
adjdir_ link0
3
bid_link0
1
7
4
0
bid_link0
cf_link0
cs_link0
Table 110. config80 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config80
0x50
15:12
11
adjcnt_ link0
adjdir_ link0
bid_link0
Lane configuration data for link0. Not used by DAC39J84 except for
lane configuration checking.
0000
Lane configuration data for link0. Not used by DAC39J84 except for
lane configuration checking.
0
10:7
6:2
Lane configuration data for link0. Not used by DAC39J84 except for
lane configuration checking.
0000
00000
00
cf_link0
Lane configuration data for link0. Not used by DAC39J84 except for
lane configuration checking.
1:0
cs_link0
Lane configuration data for link0. Not used by DAC39J84 except for
lane configuration checking.
7.5.1.82 config81 Register – Address: 0x51, Default: 0x00FF
Figure 162. config81 Register Format
15
14
13
12
11
10
2
9
1
8
0
did_link0
7
6
5
4
3
sync_ request_ena_ link0
Table 111. config81 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config81
0x51
15:8
7:0
did_link0
Lane configuration data for link0. Not used by DAC39J84 except for
lane configuration checking.
0x00
sync_
These bits select which errors cause a sync request. Sync requests take
0xFF
request_ena_ link0 priority over the error notification, so if sync request isn’t desired, set
these bits to a ‘0’.
bit7 = multi-frame alignment error
bit6 = frame alignment error
bit5 = link configuration error
bit4 = elastic buffer overflow (bad RBD value)
bit3 = elastic buffer end char mismatch (match_ctrl match_data)
bit2 = code synchronization error
bit1 = 8b/10b not-in-table code error
bit0 = 8b/10b disparity error
Copyright © 2015, Texas Instruments Incorporated
103
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.83 config82 Register – Address: 0x52, Default: 0x00FF
Figure 163. config82 Register Format
15
7
14
6
13
5
12
11
10
2
9
8
reserved
disable_
err_report_link0
phadj_ link0
4
3
1
0
error_ena_link0
Table 112. config82 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config82
0x52
15:10
9
reserved
Reserved
000000
0
disable_
Assertion means that errors will not be reported on the sync_n output.
err_report_link0
8
phadj_ link0
Lane configuration data for link0. Not used by DAC39J84 except for
0
lane configuration checking.
7:0
error_ena_link0
These bits select the errors generated are counted in the err_c for the link.
The bits also control what signals are sent out the pad_syncb pin for error
notification.
0xFF
bit7 = multi-frame alignment error
bit6 = frame alignment error
bit5 = link configuration error
bit4 = elastic buffer overflow (bad RBD value)
bit3 = elastic buffer end char mismatch (match_ctrl match_data)
bit2 = code synchronization error
bit1 = 8b/10b not-in-table code error
bit0 = 8b/10b disparity error
7.5.1.84 config83 Register – Address: 0x53, Default: 0x0000
Figure 164. config83 Register Format
15
14
13
12
11
10
2
9
bid_link1
1
8
0
adjcnt_ link1
adjdir_ link1
3
7
6
5
4
bid_link1
cf_link1
cs_link1
Table 113. config83 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config83
0x53
15:12
11
adjcnt_ link1 Lane configuration data for link1. Not used by DAC39J84 except for lane
0000
configuration checking.
adjdir_ link1
bid_link1
cf_link1
Lane configuration data for link1. Not used by DAC39J84 except for lane
configuration checking.
0
10:7
6:2
Lane configuration data for link1. Not used by DAC39J84 except for lane
configuration checking.
0000
00000
00
Lane configuration data for link1. Not used by DAC39J84 except for lane
configuration checking.
1:0
cs_link1
Lane configuration data for link1. Not used by DAC39J84 except for lane
configuration checking.
104
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.85 config84 Register – Address: 0x54, Default: 0x00FF
Figure 165. config84 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
did_link1
4
3
sync_ request_ena_ link1
Table 114. config84 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config84
0x54
15:8
7:0
did_link1
Lane configuration data for link1. Not used by DAC39J84 except for
lane configuration checking.
0x00
sync_
These bits select which errors cause a sync request. Sync requests take
0xFF
request_ena_ link1 priority over the error notification, so if sync request isn’t desired, set
these bits to a ‘0’.
bit7 = multi-frame alignment error
bit6 = frame alignment error bit5 = link configuration error
bit4 = elastic buffer overflow (bad RBD value)
bit3 = elastic buffer end char mismatch (match_ctrl match_data)
bit2 = code synchronization error
bit1 = 8b/10b not-in-table code error
bit0 = 8b/10b disparity error
7.5.1.86 config85 Register – Address: 0x55, Default: 0x00FF
Figure 166. config85 Register Format
15
14
13
12
11
10
2
9
8
reserved
disable_
err_report_link1
phadj_ link1
7
6
5
4
3
1
0
error_ena_link1
Table 115. config85 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config85
0x55
15:10
9
reserved
Reserved
000000
0
disable_
Assertion means that errors will not be reported on the sync_n output.
err_report_link1
8
phadj_ link1
Lane configuration data for link1. Not used by DAC39J84 except for
0
lane configuration checking.
7:0
error_ena_link1
These bits select the errors generated are counted in the err_cnt for the
0xFF
link. The bits also control what signals are sent out the pad_syncb pin for
error notification.
bit7 = multi-frame alignment error
bit6 = frame alignment error
bit5 = link configuration error
bit4 = elastic buffer overflow (bad RBD value)
bit3 = elastic buffer end char mismatch (match_ctrl match_data)
bit2 = code synchronization error
bit1 = 8b/10b not-in-table code error
bit0 = 8b/10b disparity error
Copyright © 2015, Texas Instruments Incorporated
105
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.87 config86 Register – Address: 0x56, Default: 0x0000
Figure 167. config86 Register Format
15
14
6
13
5
12
11
10
2
9
reserved
1
8
0
reserved
reserved
3
7
4
reserved
reserved
reserved
Table 116. config86 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config86
0x56
15:12
11
reserved
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0000
0
10:7
6:2
0000
00000
00
1:0
7.5.1.88 config87 Register – Address: 0x57, Default: 0x00FF
Figure 168. config87 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 117. config87 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config87
0x57
15:8
7:0
reserved
reserved
Reserved
Reserved
0x00
0xFF
7.5.1.89 config88 Register – Address: 0x58, Default: 0x00FF
Figure 169. config88 Register Format
15
14
13
12
11
10
2
9
reserved
1
8
reserved
reserved
7
6
5
4
3
0
reserved
Table 118. config88 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config88
0x58
15:10
9
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
000000
0
0
8
7:0
0xFF
106
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.90 config89 Register – Address: 0x59, Default: 0x0000
Figure 170. config89 Register Format
15
14
6
13
5
12
11
10
2
9
8
reserved
reserved
3
reserved
1
7
4
0
reserved
reserved
reserved
Table 119. config89 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config89
0x59
15:12
11
reserved
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0000
0
10:7
6:2
0000
00000
00
1:0
7.5.1.91 config90 Register – Address: 0x5A, Default: 0x00FF
Figure 171. config90 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 120. config90 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config90
0x5A
15:8
7:0
reserved
reserved
Reserved
Reserved
0x00
0xFF
7.5.1.92 config91 Register – Address: 0x5B, Default: 0x00FF
Figure 172. config91 Register Format
15
14
13
12
11
10
2
9
reserved
1
8
reserved
reserved
7
6
5
4
3
0
reserved
Table 121. config91 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config91
0x5B
15:10
9
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
000000
0
0
8
7:0
0xFF
Copyright © 2015, Texas Instruments Incorporated
107
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.93 config92 Register – Address: 0x5C, Default: 0x1111
Figure 173. config92 Register Format
15
reserved
7
14
6
13
reserved
12
11
10
2
9
reserved
1
8
0
reserved
3
5
4
err_cnt_
clr_link1
sysref_ mode_link1
err_cnt_
clr_link0
2:0
Table 122. config92 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config92
0x5C
15
14:12
11
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
0
001
0
10:8
7
001
0
err_cnt_ clr_link1 A transition from 0≥1 causes the error_cnt for link1 to be cleared.
6:4
sysref_
mode_link1
Determines how SYSREF is used in the JESD synchronizing block.
000 = Don’t use SYSREF pulse
001
001 = Use all SYSREF pulses
010 = Use only the next SYSREF pulse
011 = Skip one SYSREF pulse then use only the next one
100 = Skip one SYSREF pulse then use all pulses.
101 = Skip two SYSREF pulses then use only the next one
110 = Skip two SYSREF pulses then use all pulses.
3
err_cnt_ clr_link0 A transition from 0≥1 causes the error_cnt for link0 to be cleared.
0
2:0
sysref_
mode_link0
Determines how SYSREF is used in the JESD synchronizing block.
000 = Don’t use SYSREF pulse
001
001 = Use all SYSREF pulses
010 = Use only the next SYSREF pulse
011 = Skip one SYSREF pulse then use only the next one
100 = Skip one SYSREF pulse then use all pulses.
101 = Skip two SYSREF pulses then use only the next one
110 = Skip two SYSREF pulses then use all pulses.
7.5.1.94 config93 Register – Address: 0x5D, Default: 0x0000
Figure 174. config93 Register Format
15
14
13
12
11
10
2
9
1
8
0
reserved
reserved
7
6
5
4
3
Table 123. config93 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config93
0x5D
Reserved
0x0000
108
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.95 config94 Register – Address: 0x5E, Default: 0x0000
Figure 175. config94 Register Format
15
7
14
6
13
5
12
11
10
2
9
1
8
0
res1
res2
4
3
Table 124. config94 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config94
0x5E
15:8
res1
Since these bits are reserved, these values are shared across all links for
the checksum comparison against ILA values.
00000000
Not used by DAC39J84 except for lane configuration checking.
7:0
res2
Since these bits are reserved, these values are shared across all links for
the checksum comparison against ILA values.
00000000
Not used by DAC39J84 except for lane configuration checking.
Copyright © 2015, Texas Instruments Incorporated
109
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.96 config95 Register – Address: 0x5F, Default: 0x0123
Figure 176. config95 Register Format
15
reserved
7
14
6
13
12
11
10
2
9
8
0
octetpath_sel(0)
5
reserved
3
octetpath_sel(1)
1
4
reserved
octetpath_sel(2)
reserved
octetpath_sel(3)
Table 125. config95 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config95
0x5F
15
reserved
Reserved
0
14:12 octetpath_sel(0)
These bits are used by the cross-bar switch to map any SerDes lane to
any JESD lane.
000
“000” = pass SerDes lane0 to JESD lane0
“001” = pass SerDes lane1 to JESD lane0
“010” = pass SerDes lane2 to JESD lane0
“011” = pass SerDes lane3 to JESD lane0
“100” = pass SerDes lane4 to JESD lane0
“101” = pass SerDes lane5 to JESD lane0
“110” = pass SerDes lane6 to JESD lane0
“111” = pass SerDes lane7 to JESD lane0
11
reserved
Reserved
0
10:8
octetpath_sel(1)
These bits are used by the cross-bar switch to map any SerDes lane to
any JESD lane.
001
“000” = pass SerDes lane0 to JESD lane1
“001” = pass SerDes lane1 to JESD lane1
“010” = pass SerDes lane2 to JESD lane1
“011” = pass SerDes lane3 to JESD lane1
“100” = pass SerDes lane4 to JESD lane1
“101” = pass SerDes lane5 to JESD lane1
“110” = pass SerDes lane6 to JESD lane1
“111” = pass SerDes lane7 to JESD lane1
7
reserved
Reserved
0
6:4
octetpath_sel(2)
These bits are used by the cross-bar switch to map any SerDes lane to
any JESD lane.
010
“000” = pass SerDes lane0 to JESD lane2
“001” = pass SerDes lane1 to JESD lane2
“010” = pass SerDes lane2 to JESD lane2
“011” = pass SerDes lane3 to JESD lane2
“100” = pass SerDes lane4 to JESD lane2
“101” = pass SerDes lane5 to JESD lane2
“110” = pass SerDes lane6 to JESD lane2
“111” = pass SerDes lane7 to JESD lane2
3
reserved
Reserved
0
2:0
octetpath_sel(3)
These bits are used by the cross-bar switch to map any SerDes lane to
any JESD lane.
011
“000” = pass SerDes lane0 to JESD lane3
“001” = pass SerDes lane1 to JESD lane3
“010” = pass SerDes lane2 to JESD lane3
“011” = pass SerDes lane3 to JESD lane3
“100” = pass SerDes lane4 to JESD lane3
“101” = pass SerDes lane5 to JESD lane3
“110” = pass SerDes lane6 to JESD lane3
“111” = pass SerDes lane7 to JESD lane3
110
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.97 config96 Register – Address: 0x60, Default: 0x4567
Figure 177. config96 Register Format
15
reserved
7
14
6
13
12
11
10
2
9
8
octetpath_sel(4)
5
reserved
3
octetpath_sel(5)
1
4
0
reserved
octetpath_sel(6)
reserved
octetpath_sel(7)
Table 126. config96 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config96
0x60
15
reserved
Reserved
0
14:12 octetpath_sel(4)
These bits are used by the cross-bar switch to map any SerDes lane to any
JESD lane.
100
“000” = pass SerDes lane0 to JESD lane4
“001” = pass SerDes lane1 to JESD lane4
“010” = pass SerDes lane2 to JESD lane4
“011” = pass SerDes lane3 to JESD lane4
“100” = pass SerDes lane4 to JESD lane4
“101” = pass SerDes lane5 to JESD lane4
“110” = pass SerDes lane6 to JESD lane4
“111” = pass SerDes lane7 to JESD lane4
11
reserved
Reserved
0
10:8
octetpath_sel(5)
These bits are used by the cross-bar switch to map any SerDes lane to any
JESD lane.
101
“000” = pass SerDes lane0 to JESD lane5
“001” = pass SerDes lane1 to JESD lane5
“010” = pass SerDes lane2 to JESD lane5
“011” = pass SerDes lane3 to JESD lane5
“100” = pass SerDes lane4 to JESD lane5
“101” = pass SerDes lane5 to JESD lane5
“110” = pass SerDes lane6 to JESD lane5
“111” = pass SerDes lane7 to JESD lane5
7
reserved
Reserved
0
6:4
octetpath_sel(6)
These bits are used by the cross-bar switch to map any SerDes lane to any
JESD lane.
110
“000” = pass SerDes lane0 to JESD lane6
“001” = pass SerDes lane1 to JESD lane6
“010” = pass SerDes lane2 to JESD lane6
“011” = pass SerDes lane3 to JESD lane6
“100” = pass SerDes lane4 to JESD lane6
“101” = pass SerDes lane5 to JESD lane6
“110” = pass SerDes lane6 to JESD lane6
“111” = pass SerDes lane7 to JESD lane6
3
reserved
Reserved
0
2:0
octetpath_sel(7)
These bits are used by the cross-bar switch to map any SerDes lane to any
JESD lane.
111
“000” = pass SerDes lane0 to JESD lane7
“001” = pass SerDes lane1 to JESD lane7
“010” = pass SerDes lane2 to JESD lane7
“011” = pass SerDes lane3 to JESD lane7
“100” = pass SerDes lane4 to JESD lane7
“101” = pass SerDes lane5 to JESD lane7
“110” = pass SerDes lane6 to JESD lane7
“111” = pass SerDes lane7 to JESD lane7
Copyright © 2015, Texas Instruments Incorporated
111
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.98 config97 Register – Address: 0x61, Default: 0x000F
Figure 178. config97 Register Format
15
syncn_pol
7
14
6
13
12
11
10
2
9
1
8
0
reserved
5
syncncd_ sel
syncn_ sel
4
3
syncnab_ sel
Table 127. config97 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config97
0x61
15
syncn_pol
reserved
Sets the polarity of the SYNC_N_AB and SYNC_N_CD outputs.
Reserved
0
14:12
11:8
000
0000
syncncd_ sel
Select which link sync_n outputs are ANDed together to generate the
SYNC_N_CD CMOS output.
bit0=link0
bit1=link1
bit2=reserved
bit3=reserved
7:4
3:0
syncnab_ sel
syncn_ sel
Select which link sync_n outputs are ANDed together to generate the
SYNC_N_AB CMOS output.
bit0=link0
bit1=link1
bit2=reserved
bit3=reserved
0000
1111
Select which link sync_n outputs are ANDed together to generate the
SYNCB LVDS output.
bit0=link0
bit1=link1
bit2=reserved
bit3=reserved
7.5.1.99 config98 Register – Address: 0x62, Default: 0x0000
Figure 179. config98 Register Format
15
reserved
7
14
13
12
11
10
2
9
1
8
0
reserved
5
reserved
6
4
3
reserved
Table 128. config98 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config98
0x62
15
14:12
11:8
7:0
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
0
000
0000
0x00
112
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.100 config99 Register – Address: 0x63, Default: 0x0000
Figure 180. config99 Register Format
15
reserved
7
14
6
13
12
11
10
2
9
1
8
0
reserved
5
reserved
4
3
reserved
Table 129. config99 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config99
0x63
15
14:12
11:8
7:0
reserved
reserved
reserved
reserved
Reserved
Reserved
Reserved
Reserved
0
000
0000
0000
Copyright © 2015, Texas Instruments Incorporated
113
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Addresses config100 – config107 are dual purpose registers. When config47(14) is set to a ‘1’ then
config100 – config107 become the DIEID(127:0). Normal function (config47(14)=’0’) is shown below.
7.5.1.101 config100 Register – Address: 0x64, Default: 0x0000
Figure 181. config100 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_l_ error(0)
5
4
3
2
Not Used
alarm_fifo_ flags(0)
Table 130. config100 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config100
WRITE TO
CLEAR
0x64
15:8
alarm_l_ error(0)
Lane0 errors:
bit15 = multiframe alignment error
bit14 = frame alignment error
0x00
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
Not Used
Not Used
0000
0000
alarm_fifo_ flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
114
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.102 config101 Register – Address: 0x65, Default: 0x0000
Figure 182. config101 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_l_ error(1)
5
4
3
2
Not Used
alarm_fifo_ flags(0)
Table 131. config101 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config101
WRITE TO
CLEAR
0x65
15:8
alarm_l_ error(1)
Lane0 errors:
0x00
bit15 = multiframe alignment error
bit14 = frame alignment error
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
Not Used
Not Used
0000
0000
alarm_fifo_ flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
7.5.1.103 config102 Register – Address: 0x66, Default: 0x0000
Figure 183. config102 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_lane_ error(2)
5
4
3
2
reserved
alarm_fifo_ flags(0)
Table 132. config102 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config102
WRITE
TO
0x66
15:8
alarm_lane_
error(2)
Lane0 errors:
bit15 = multiframe alignment error
bit14 = frame alignment error
0x00
CLEAR
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
reserved
Reserved
0000
0000
alarm_fifo_
flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
Copyright © 2015, Texas Instruments Incorporated
115
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.104 config103 Register – Address: 0x67, Default: 0x0000
Figure 184. config103 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_land_ error(3)
5
4
3
2
reserved
alarm_fifo_ flags(0)
Table 133. config103 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config103
WRITE TO
CLEAR
0x67
15:8
alarm_land_
error(3)
Lane0 errors:
bit15 = multiframe alignment error
bit14 = frame alignment error
0x00
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
reserved
Reserved
0000
0000
alarm_fifo_
flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
7.5.1.105 config104 Register – Address: 0x68, Default: 0x0000
Figure 185. config104 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_lane_ error(4)
5
4
3
2
reserved
alarm_fifo_ flags(0)
Table 134. config104 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config104
WRITE TO
CLEAR
0x68
15:8
alarm_lane_
error(4)
Lane0 errors:
bit15 = multiframe alignment error
bit14 = frame alignment error
0x00
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
reserved
Reserved
0000
0000
alarm_fifo_
flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
116
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.106 config105 Register – Address: 0x69, Default: 0x0000
Figure 186. config105 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_lane_ error(5)
5
4
3
2
reserved
alarm_fifo_ flags(0)
Table 135. config105 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config105
WRITE TO
CLEAR
0x69
15:8
alarm_lane_
error(5)
Lane0 errors:
0x00
bit15 = multiframe alignment error
bit14 = frame alignment error
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
reserved
Reserved
0000
0000
alarm_fifo_
flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
7.5.1.107 config106 Register – Address: 0x6A, Default: 0x0000
Figure 187. config106 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_lane_ error(6)
5
4
3
2
reserved
alarm_fifo_ flags(0)
Table 136. config106 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config106
WRITE TO
CLEAR
0x6A
15:8
alarm_lane_
error(6)
Lane0 errors:
bit15 = multiframe alignment error
bit14 = frame alignment error
0x00
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
reserved
Reserved
0000
0000
alarm_fifo_
flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
Copyright © 2015, Texas Instruments Incorporated
117
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.108 config107 Register – Address: 0x6B, Default: 0x0000
Figure 188. config107 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_lane_ error(7)
5
4
3
2
reserved
alarm_fifo_ flags(0)
Table 137. config107 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config107
WRITE
TO
0x6B
15:8
alarm_lane_
error(7)
Lane7 errors:
bit15 = multiframe alignment error
bit14 = frame alignment error
0x00
CLEAR
bit13 = link configuration error
bit12 = elastic buffer overflow (bad RBD value)
bit11 = elastic buffer match error. The first non-/K/ doesn’t match
“match_ctrl” and “match_data” programmed values.
bit10 = code synchronization error
bit9 = 8b/10b not-in-table code error
bit8 = 8b/10b disparity error
7:4
3:0
reserved
Reserved
0000
0000
alarm_fifo_
flags(0)
Lane0 FIFO errors:
bit3 = write_error : Asserted if write request and FIFO is full
bit2 = write_full : FIFO is FULL
bit1 = read_error : Asserted if read request with empty FIFO
bit0 = read_empty : FIFO is empty
118
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.109 config108 Register – Address: 0x6C, Default: 0x0000
Figure 189. config108 Register Format
15
7
14
13
12
11
10
9
1
8
0
alarm_sysref_ err
alarm_pap
6
5
4
3
2
reserved
alarm_ rw0_pll alarm_ rw1_pll
reserved
alarm_from_pll
Table 138. config108 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config108
WRITE TO
CLEAR
0x6C
15:12 alarm_sysref_ err SYSREF Errors discovered for each lane.
0000
bit15 = lane3
bit14 = lane2
bit13 = lane1
bit12 = lane0
11:8
alarm_pap
Alarms from the PAP blocks
bit11 = reserved
0000
bit10 = reserved
bit9 = data path B
bit8 = data path A
While any alarm_pap is asserted the attenuation for the appropriate data
path is applied.
7:4
3
reserved
Reserved
0000
0
alarm_ rw0_pll
Driven high if the PLL in the SerDes block0 goes out of lock. A false alarm
is generated at startup when the PLL is locking. User will have to reset this
bit after start to monitor accurately.
2
alarm_ rw1_pll
Driven high if the PLL in the SerDes block1 goes out of lock. A false alarm
is generated at startup when the PLL is locking. User will have to reset this
bit after start to monitor accurately.
0
1
0
reserved
Reserved
0
0
alarm_from_pll
When this bit is a ‘1’ the DAC PLL is out of lock.
Copyright © 2015, Texas Instruments Incorporated
119
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.110 config109 Register – Address: 0x6D, Default: 0x00xx
Figure 190. config109 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
alarm_from_ shorttest
5
4
3
2
memin_rw_ losdct
Table 139. config109 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config109
0x6D
15:8 alarm_from_
shorttest
These are the alarms from the different lanes during JESD short test
checking.
0x00
bit15 = lane7 alarm
bit14 = lane6 alarm
bit13 = lane5 alarm
bit12 = lane4 alarm
bit11 = lane3 alarm
bit10 = lane2 alarm
bit9 = lane1 alarm
bit8 = lane0 alarm
7:0
memin_rw_ losdct These are the loss of signal detect outputs from the SERDES lanes:
bit7 = lane7 loss off signal
No
default
bit6 = lane6 loss off signal
bit5 = lane5 loss off signal
bit4 = lane4 loss off signal
bit3 = lane3 loss off signal
bit2 = lane2 loss off signal
bit1 = lane1 loss off signal
bit0 = lane0 loss off signal
7.5.1.111 config110 Register – Address: 0x6E, Default: 0x0000
Figure 191. config110 Register Format
15
14
6
13
12
11
10
9
1
8
sfrac_ coef0_ab
sfrac_ coef1_ab
sfrac_
coef2_ab
7
5
4
3
2
0
sfrac_ coef2_ab
reserved
Table 140. config110 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config110
0x6E
15:14 sfrac_ coef0_ab
Small delay fractional filter tap0: Valid values [-2 to 1]
Small delay fractional filter tap1: Valid values [-16 to 15]
Small delay fractional filter tap2: Valid values [-128 127]
Reserved
00
00000
00000000
0
13:9
8:1
0
sfrac_ coef1_ab
sfrac_ coef2_ab
reserved
120
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.112 config111 Register – Address: 0x6F, Default: 0x0000
Figure 192. config111 Register Format
15
7
14
6
13
12
11
10
9
1
8
sfrac_ coef3_ab
0
reserved
5
4
3
2
sfrac_ coef3_ab
Table 141. config111 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config111
0x6F
15:10 reserved
9:0 sfrac_ coef3_ab
Reserved
000000
Small delay fractional filter tap3: Valid values [-512 to 511]
0000000000
7.5.1.113 config112 Register – Address: 0x70, Default: 0x0000
Figure 193. config112 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
sfrac_ coef4_ab(15:8)
5
4
3
2
sfrac_ coef4_ab(7:0)
Table 142. config112 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
Function
Small delay fractional filter tap4: Valid values [-262144 to 262143]
config112
0x70
sfrac_
0x0000
coef4_ab(15:0)
7.5.1.114 config113 Register – Address: 0x71, Default: 0x0000
Figure 194. config113 Register Format
15
7
14
13
12
11
reserved
3
10
9
1
8
sfrac_ coef4_ab(18:16)
6
sfrac_ coef5_ab
5
4
2
0
sfrac_ coef5_ab
Table 143. config113 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config113
0x71
15:13 sfrac_
coef4_ab(18:16)
Upper bits of small delay fraction filter tap4.
000
12:10 reserved
9:0 sfrac_ coef5_ab
Reserved
000
Small delay fractional filter tap5: Valid values [-512 to 511]
0000000000
Copyright © 2015, Texas Instruments Incorporated
121
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.115 config114 Register – Address: 0x72, Default: 0x0000
Figure 195. config114 Register Format
15
7
14
6
13
12
11
10
9
1
8
reserved
sfrac_
coef6_ab
5
4
3
2
0
sfrac_ coef6_ab
Table 144. config114 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config114
0x72
15:9
8:0
reserved
Reserved
0000000
sfrac_ coef6_ab
Small delay fractional filter tap6: Valid values [-256 to 255]
000000000
7.5.1.116 config115 Registe – Address: 0x73, Default: 0x0000
Figure 196. config115 Register Format
15
14
13
12
11
10
9
1
8
sfrac_ coef7_ab
sfrac_
coef7_ab
7
6
5
4
3
2
0
sfrac_ coef7_ab
sfrac_ coef9_ab
Not Used
Table 145. config115 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config115
0x73
15:9
8:4
sfrac_ coef7_ab
sfrac_ coef8_ab
sfrac_ coef9_ab
Not Used
Small delay fractional filter tap7: Valid values [–64 to 63]
Small delay fractional filter tap8: Valid values [–16 to 15]
Small delay fractional filter tap9: Valid values [–2 to 1]
Not Used
0000000
00000
00
3:2
1:0
00
7.5.1.117 config116 Register – Address: 0x74, Default: 0x0000
Figure 197. config116 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
sfrac_ invgain_ab(15:8)
5
4
3
2
sfrac_ invgain_ab(7:0)
Table 146. config116 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
Function
config116
0x74
sfrac_
Controls the divide amount in the small fractional delay gain
0x0000
invgain_ab(15:0) computation: Valid values [–524288 to 524284]
122
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.118 config117 Register – Address: 0x75, Default: 0x0000
Figure 198. config117 Register Format
15
7
14
13
12
11
10
9
1
8
0
sfrac_ invgain_ ab(19:16)
reserved
6
5
4
3
2
reserved
lfras_ coefsel_a
lfrac_ coefsel_b
Table 147. config117 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config117
0x75
15:12 sfrac_ invgain_
ab(19:16)
Upper bits of the small fraction delay FIR gain value.
0000
11:3
5:3
reserved
Reserved
000000000
000
lfras_ coefsel_a
Selected that coefficients used for the A data path FIR5B or large
fractional delay FIR.
2:0
lfrac_ coefsel_b
Selected that coefficients used for the B data path FIR5B or large
fractional delay FIR.
000
7.5.1.119 config118 Register – Address: 0x76, Default: 0x0000
Figure 199. config118 Register Format
15
7
14
6
13
12
11
reserved
3
10
9
1
8
reserved
reserved
0
5
4
2
reserved
reserved
Table 148. config118 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config118
0x76
15:14 reserved
13:9 reserved
Reserved
Reserved
Reserved
Reserved
00
00000
00000000
0
8:1
0
reserved
reserved
7.5.1.120 config119 Register – Address: 0x77, Default: 0x0000
Figure 200. config119 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
reserved
reserved
5
4
3
2
reserved
Table 149. config119 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config119
0x77
15:10 reserved
9:0 reserved
Reserved
Reserved
000000
0000000000
Copyright © 2015, Texas Instruments Incorporated
123
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.121 config120 Register – Address: 0x78, Default: 0x0000
Figure 201. Register Name: config120 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
reserved
reserved
5
4
3
2
Table 150. config120 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config120
0x78
15:0 reserved
reserved
0x0000
7.5.1.122 config121 Register – Address: 0x79, Default: 0x0000
Figure 202. config121 Register Format
15
7
14
reserved
6
13
12
11
reserved
3
10
9
1
8
reserved
5
4
2
0
reserved
Table 151. config121 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config121
0x79
15:13 reserved
12:10 reserved
9:0 reserved
Reserved
Reserved
Reserved
000
000
0000000000
7.5.1.123 config122 Register – Address: 0x7A, Default: 0x0000
Figure 203. config122 Register Format
15
7
14
6
13
12
reserved
4
11
10
9
1
8
reserved
0
5
3
2
reserved
Table 152. config122 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config122
0x7A
15:9
8:0
reserved
reserved
Reserved
Reserved
0000000
124
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
7.5.1.124 config123 Register – Address: 0x7B, Default: 0x0000
Figure 204. config123 Register Format
15
7
14
6
13
12
reserved
4
11
10
9
1
8
reserved
0
5
3
2
reserved
reserved
Not Used
Table 153. config123 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config123
0x7B
15:9
8:4
reserved
reserved
reserved
Not Used
reserved
reserved
reserved
Not Used
0000000
00000
00
3:2
1:0
00
7.5.1.125 config124 Register – Address: 0x7C, Default: 0x0000
Figure 205. config124 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
reserved
reserved
5
4
3
2
Table 154. config124 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
15:0
Name
reserved
Function
config124
0x7C
reserved
0x0000
7.5.1.126 config125 Register – Address: 0x7D, Default: 0x0000
Figure 206. config125 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
reserved
reserved
5
4
3
2
reserved
reserved
reserved
Table 155. config125 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config125
0x7D
15:12 reserved
Reserved
Reserved
Reserved
Reserved
0000
000000000
000
11:6
5:3
reserved
reserved
reserved
2:0
000
Copyright © 2015, Texas Instruments Incorporated
125
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
7.5.1.127 config126 Register – Address: 0x7E, Default: 0x0000
Figure 207. config126 Register Format
15
7
14
6
13
12
11
10
9
1
8
0
Reserved
Reserved
Reserved
Reserved
5
4
3
2
Table 156. config126 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config126
0x7E
15:12 reserved
Reserved
Reserved
Reserved
Reserved
0000
0000
0000
0000
11:8
7:4
reserved
reserved
reserved
3:0
7.5.1.128 config127 Register – Address: 0x7F, Default: 0x0009
Figure 208. config127 Register Format
15
14
13
12
11
10
9
8
memin_efc_aut
oload_done
memin_efc_ error
not used
7
6
5
4
3
2
1
0
not used
vendorid
versionid
Table 157. config127 Register Field Descriptions
Register
Name
Addr
(Hex)
Default
Value
Bit
Name
Function
config127
READ
0x7F
15
memin_efc_autoload Goes high when the autoload from the fusefarm is done.
_done
0
ONLY/No
RESET
Value
14:10 memin_efc_ error
Resulting error code from last Fusefarm instruction
00000
00
9:8
7:5
4:3
not used
not used
vendorid
Not Used
Not Used
000
01
This is the vendor ID. It shouldn’t change but will have access to
change through a hardwire connection outside the DIG block.
2:0
versionid
A hardwired register that contains the version of the chip. This value is
accessible outside the DIG block for changing.
001
126
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
8 Applications and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DAC39J82 is a 16-bit DAC with max input data rate up to 1.4GSPS per DAC. It provides one transmit paths
with up to 1.12GHz complex information bandwidth. The DAC39J82 consumes about 1.1W at 2.8GSPS. The
digital Quadrature Modulator Correction and Group Delay Correction enable complete IQ compensation for gain,
offset, phase, and group delay between channels in direct up-conversion applications. The DAC37J82 and
DAC38J82 provide the bandwidth, performance, small footprint and low power consumption needed for multi-
mode 2G/3G/4G cellular base stations to migrate to more advanced technologies, such as LTE-Advanced and
carrier aggregation on multiple antennas.
8.2 Typical Applications
8.2.1 Low-IF Wideband LTE Transmitter
Figure 209 shows an example block diagram for a direct conversion radio. Here it has been assumed that the
desired output bandwidth is 80-MHz which could be, for instance, four 20-MHz LTE signals. It is also assumed
that digital pre-distortion (DPD) is used to correct 3rd order distortion so the total DAC output bandwidth is 240
MHz. Interpolation is used to output the signal at the highest sampling rate possible to simplify the analog filtering
requirements and move high order harmonics out of band. The internal PLL is used to generate the final DAC
output clock from a reference clock of 307.2 MHz. The complex mixer will be used to place the baseband input
signal at a desired intermediate frequency (IF). The maximum serdes rate that the chosen FPGA supports is 12.5
Gbps and the minimum number of serdes lanes is desired.
FPGA
DAC39J82
16- bit DAC
xN
xN
TRF3705
RF
16- bit DAC
Clock Distribution
PLL
TRF3765
DACCLK
SYSREF
LMK04828
Figure 209. Low-IF Wideband LTE Transmitter Diagram
Copyright © 2015, Texas Instruments Incorporated
127
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Typical Applications (continued)
8.2.1.1 Design Requirements
For this design example, use the parameters listed in the table below as the input parameters.
DESIGN PARAMETER
EXAMPLE VALUE
80 MHz
Signal Bandwidth (BWsignal
)
Total DAC Output Bandwidth (BWtotal
DAC PLL
)
240 MHz
On
DAC PLL Reference Frequency
Maximum FPGA Serdes Data Rate
307.2 MHz
12.5 Gbps
8.2.1.2 Detailed Design Procedure
8.2.1.2.1 Data Input Rate
Nyquist theory says that the data rate must be at least two times the highest signal frequency. The data will be
sent to the DAC as complex baseband data. For 240 MHz of signal bandwidth only 120 MHz of input bandwidth
is needed, setting the minimum data input rate as 240 MSPS. Further, the process of interpolation requires low
pass filters that limit the useable input bandwidth to about 40 percent of Fdata. Therefore, the minimum data
input rate is 300 MSPS. The standard telecom data rate of 307.2 MSPS is chosen.
8.2.1.2.2 Intermediate Frequency
The intermediate frequency is chosen to keep low order harmonics out of band while staying low enough to not
degrade the ACPR performance. The band of interest is 240 MHz wide, while the signal bandwidth is 80 MHz
wide. The lowest frequency that the second harmonic of the signal will fall at is given on the left side of the
inequality shown below based on the chosen IF center frequency. The highest frequency in the band of interest
(Total DAC Output Bandwidth) is the right side of the inequality. Solving the inequality for IF and choosing a
center frequency higher than that will keep the second harmonic out of the bandwidth of interest.
(IF - BWsignal / 2) * 2 ≥ IF + BWtotal/2
(3)
The lowest IF that satisfies the inequality is shown below.
IF ≥ BWsignal + BWtotal / 2
(4)
So for a signal bandwidth of 80 MHz and a total bandwidth of 240 MHz, the lowest IF that satisfies the inequality
is 200 MHz. Choose 220 MHz to move HD2 slightly away from the band. The full complex mixer can be enabled
with the NCO frequency chosen as 220 MHz to realize this IF frequency.
8.2.1.2.3 Interpolation
It is desired to use the highest DAC output rate as possible to move the DAC images further from the signal of
interest to ease the analog filter requirements. The DAC output rate must be greater than two times the highest
output frequency, in this case 2 * (220 MHz + BWtotal/2) = 680 MHz. The table below shows the possible DAC
output rates based on the data input rate and available interpolation settings. The DAC image frequency is also
listed. Based on the result, 8x interpolation will push the image frequency 1777.6 MHz away from the band of
interest, so the DAC output rate is chosen as 2457.6 MSPS.
Although not shown the high output rate also pushes higher order harmonics out of the band of interest that
would have aliased back in at 1228.8 MSPS.
LOWEST IMAGE
FREQUENCY
DISTANCE FROM BAND OF
INTEREST
INTERPOLATION
DAC OUTPUT RATE
POSSIBLE?
1
2
307.2 MSPS
614.4 MSPS
1228.8 MSPS
2457.6 MSPS
4915.2 MSPS
No
No
N/A
N/A
N/A
N/A
4
Yes
Yes
No
888.8 MHz
2117.6 MHz
N/A
548.8 MHz
1777.6 MHz
N/A
8
16
128
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
8.2.1.2.4 DAC PLL Setup
The reference frequency from an onboard clock chip, like the LMK04828, is 307.2 MHz. It is desired to use the
highest PFD update rate to maintain the best phase noise performance, but not too high to avoid spurs, therefore
the N Divider is chosen to be 2 for a PFD frequency of 153.6 MHz. In order to have the feedback side of the PFD
be equal to the reference side (153.6 MHz) and create a DACCLK rate of 2457.6 MHz, the M Divider must be set
to 16. Using Table 29, it is found that a VCO frequency of 4915.2 MHz can be used to generate a DACCLK
frequency of 2457.6 MHz, so the Prescalar is set to 2 and the H-band VCO is selected.
8.2.1.2.5 Serdes Lanes
It is desired to use the minimum number of serdes lanes while staying under the maximum serdes line rate
possible with the chosen FPGA. In the design requirements, the FPGA maximum serdes data rate was given as
12.5 Gbps. For the chosen input data rate of 307.2 MSPS and with 8b/10b encoding on the serdes lanes, each
DAC requires a serialized data rate of 6144 Mbps, as given by the equation below.
Serialized Data Rate = Fdata * 16 * (10 / 8)
(5)
The total serialized data rate with a dual DAC is 6144 Mbps * 2 = 12.288 Gbps. This total serialized data rate is
split among the total number of lanes. The table below shows the line rate versus the total number of lanes. One
lanes running at 12.288 Gbps is chosen since the minimum number of lanes is desired. This sets the JESD204B
mode (LMF) for the DAC as 124 mode.
NUMBER OF LANES
LINE RATE
12.288 Gbps
6.144 Gbps
3.072 Gbps
1.536 Gbps
POSSIBLE?
Yes
1
2
4
8
Yes
Yes
Yes
8.2.1.3 Application Performance Plots
*
*
*
R B W 1 0 0 k H z
*
*
*
R B W 1 0 0 k H z
V B W
S W T
1
2
M H z
s
V B W
S W T
1
2
M H z
s
R e f - 1 8 . 7 d B m
*
A t t
5 d B
R e f - 1 8 . 7 d B m
- 2 0
*
A t t
5
d B
- 2 0
- 3 0
A
- 4 0
- 5 0
- 6 0
- 7 0
- 8 0
- 9 0
- 1 0 0
- 1 1 0
A
- 3 0
- 4 0
- 5 0
- 6 0
- 7 0
- 8 0
- 9 0
- 1 0 0
- 1 1 0
1
R M *
1
R M
*
C L R W R
C L R W R
N O R
3 D B
N O R
C e n t e r 2 . 1 4 G H z
2 4 M H z /
S p a n 2 4 0 M H z
S t a n d a r d : E - U T R A / L T E S q u a r e
T x C h a n n e l s
L o w e r
d B
U p p e r
d B
3 D B
A d j a c e n t
A l t e r n a t e
2 n d A l t
- 6 4 . 6 5
- 6 5 . 5 2
- 6 6 . 1 0
- 6 6 . 4 0
- 6 4 . 3 0
- 6 5 . 4 3
- 6 5 . 9 9
- 6 6 . 3 2
( R e f )
Ch1
Ch2
Ch3
Ch4
-15.02 dBm
-14.70 dBm
-14.72 dBm
-15.33 dBm
3 r d A l t
Total
-8.92 dBm
C e n t e r 2 . 1 4 G H z
2 4 M H z /
S p a n 2 4 0 M H z
Figure 211. Four Carrier 20MHz LTE Signal ACPR
Figure 210. Four Carrier 20MHz LTE Signal Spectrum
Copyright © 2015, Texas Instruments Incorporated
129
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
8.2.2 Zero-IF Wideband Transmitter
The block diagram shown in Figure 212 also applies for a zero-IF wideband transmitter. However in this case the
signal bandwidth is 192 MHz and digital predistortion is used to correct third and fifth order distortion, meaning
the total bandwidth of interest is 960 MHz. Interpolation is used to output the signal at the highest sampling rate
possible to simplify the analog filtering requirements. The DAC sample clock is provided directly from a clock
chip, such as TI’s LMK04828. The maximum serdes rate that the chosen FPGA supports is 12.5 Gbps and the
minimum number of serdes lanes is desired.
DAC39J82
FPGA
16- bit DAC
16- bit DAC
xN
xN
TRF3705
RF
Clock Distribution
TRF3765
DACCLK
SYSREF
LMK04828
Figure 212. Zero-IF Wideband Transmitter Diagram
8.2.2.1 Design Requirements
For this design example, use the parameters listed in the table below as the input parameters.
DESIGN PARAMETER
EXAMPLE VALUE
192 MHz
Signal Bandwidth (BWsignal
)
Total DAC Output Bandwidth (BWtotal
DAC PLL
)
960 MHz
Off
Maximum FPGA Serdes Data Rate
12.5 Gbps
8.2.2.2 Detailed Design Procedure
8.2.2.2.1 Data Input Rate
In this application the total complex bandwidth is 960 MHz meaning that at least 480 MHz of real bandwidth is
needed, setting the minimum data input rate at 960 MSPS. However, the process of interpolation requires digital
low pass filters that limit the useable input bandwidth to about 40 percent of Fdata. Therefore, the minimum data
input rate is 1.2 GSPS.
8.2.2.2.2 Interpolation
It is desired to use the highest DAC output rate as possible to move the DAC images further from the signal of
interest to ease the analog filter requirements. The DAC output rate must be greater than two times the highest
output frequency, in this case 2 * 960 MHz / 2 = 960 MHz. The table below shows the possible DAC output rates
based on the data input rate and available interpolation settings. The DAC image frequency is also listed. Based
on the result, 2x interpolation is chosen which will push the image frequency 1.44 GHz away from the band of
interest.
130
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
LOWEST IMAGE
FREQUENCY
DISTANCE FROM BAND OF
INTEREST
INTERPOLATION
DAC OUTPUT RATE
POSSIBLE?
1
2
1.2 GSPS
2.4 GSPS
4.8 GSPS
9.6 GSPS
19.2 GSPS
Yes
Yes
No
720 MHz
1920 MHz
N/A
240 MHz
1440 MHz
N/A
4
8
No
N/A
N/A
16
No
N/A
N/A
8.2.2.2.3 Serdes Lanes
It is desired to use the minimum number of serdes lanes while staying under the maximum serdes line rate
possible with the chosen FPGA. In the design requirements, the FPGA maximum serdes data rate was given as
12.5 Gbps. For the chosen input data rate of 1.2 GSPS and with 8b/10b encoding on the serdes lanes, each
DAC requires a serialized data rate of 24 Gbps, as given by the equation below.
Serialized Data Rate = Fdata * 16 * (10 / 8)
(6)
The total serialized data rate with a quad DAC is 24 Gbps * 2 = 48 Gbps. This total serialized data rate is split
among the total number of lanes. The table below shows the line rate versus the total number of lanes. Four
lanes must be chosen to support this data rate. This sets the JESD204B mode (LMF) for the DAC as 421 mode.
NUMBER OF LANES
LINE RATE
48 Gbps
24 Gbps
12 Gbps
6 Gbps
POSSIBLE?
1
2
4
8
No
No
Yes
Yes
8.2.2.2.4 LO Feedthrough and Sideband Correction
Although the I/Q modulation process will inherently reduce the level of the RF sideband signal, a zero-IF system
will likely need additional sideband suppression to maximize performance. Further, any mixing process will result
in some feedthrough of the LO source. The DAC39J82 contains digital features to cancel both the LO
feedthrough and sideband signal. The LO feedthrough is corrected by adding a DC offset to the DAC outputs
until the LO feedthrough is suppressed. The sideband suppression can be improved by correcting gain, phase,
and group delay differences between the I and Q analog outputs. The phase and gain adjustments are made
using the QMC block of the DAC while the group delay adjustments are done using the small fractional delay
filter. First the phase should be adjusted to suppress the sideband signal at low DAC output frequencies due to
phase error. Then the gain can be adjusted to further improve the suppression. Finally, the small fractional filter
can be used to improve the sideband suppression across the rest of the signal bandwidth.
Copyright © 2015, Texas Instruments Incorporated
131
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
8.2.2.3 Application Performance Plots
*
*
*
R B W 1 0 0 k H z
*
*
*
R B W 1 0 0 k H z
V B W
S W T
1
2
M H z
s
V B W
S W T
1
2
M H z
s
R e f - 1 5 . 6 d B m
- 2 0
*
A t t
1 5 d B
R e f - 1 5 . 2 d B m
*
A t t
1 5 d B
- 3 0
- 4 0
- 5 0
- 6 0
- 2 0
A
A
1
R M
*
- 3 0
- 4 0
- 5 0
- 6 0
- 7 0
- 8 0
- 9 0
1
R M
*
C L R W R
C L R W R
- 7 0
- 8 0
N O R
3 D B
- 9 0
N O R
- 1 0 0
- 1 1 0
C e n t e r 1 . 8 G H z
1 0 0 . 0 1 0 3 9 0 1 M H z /
S p a n 1 . 0 0 0 1 0 3 9 0 1 G H z
E - U T R A / L T E S q u a r e
T x C h a n n e l
B a n d w i d t h
1 9 2 M H z
Power
-2.54 dBm
3 D B
A d j a c e n t C h a n n e l
B a n d w i d t h
Lower
Upper
-64.41 dB
-63.42 dB
1 9 2 M H z
2 0 0 M H z
S p a c i n g
A l t e r n a t e C h a n n e l
B a n d w i d t h
Lower
Upper
-66.38 dB
-65.18 dB
1 9 2 M H z
4 0 0 M H z
S p a c i n g
- 1 0 0
- 1 1 0
C e n t e r 1 . 8 G H z
1 0 0 M H z /
S p a n
1
G H z
Figure 214. 192MHz Wideband 256QAM Signal ACPR
Figure 213. 192MHz Wideband 256QAM Signal Spectrum
8.3 Initialization Set Up
The following start up sequence is recommended to power up the DAC39J82.
1. Set TXENABLE low.
2. Supply all 0.9-V supplies (VDDDIG09, VDDT09, VDDDAC09, VDDCLK09), all 1.8-V supplies (VDDR18,
VDDS18, VQPS18, VDDIO18, VDDAPLL18, VDDAREF18), and all 3.3-V supplies (VDDADAC33). The
supplies can be powered up simultaneously or in any order. There are no specific requirements on the ramp
rate for the supplies.
3. RESET the JTAG port by either toggling TRSTB low if using the JTAG port or holding TRSTB low if not using
JTAG.
4. Start the DACCLK generation.
5. Toggle RESETB low to reset the SIF registers.
6. Program the DAC PLL settings (config26, config49, config50, config51). If the PLL is not used, set pll_sleep
and pll_reset to “1” and pll_ena to “0”.
7. Program the SERDES settings (config61, config62) including the serdes_clk_sel and serdes_refclk_div.
8. Program the SERDES lane settings (config63, config71, config73, config74, config96).
9. Program clkjesd_div, cdrvser_sysref_mode, and interp.
10. Program the JESD settings (config3, config74-77, config79, config80-85, config92, config97).
11. Program the DIG block settings (NCO, PA protection, QMC, fractional delay, etc.) and set the preferred
SYNC modes for the digital blocks (config30-32).
12. Verify the SERDES PLL lock status by checking the SERDES PLL alarms: alarm_rw0_pll (alarm for lanes 0
through 3) and alarm_rw1_pll (alarm for lanes 4 through 7).
13. Set init_state to “0000” and jesd_reset_n to “1” to start the JESD204B link initialization.
14. Start the SYSREF generation.
15. Enable transmission of data by asserting the TXENABLE pin or setting sif_txenable to “1”.
16. Clear the alarms, then wait approximately 1-2µs and check values.
17. Verify that DAC output is the desired output.
132
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
9 Power Supply Recommendations
The DAC39J82 uses three different power supply voltages. Some of the DAC power supplies are noise sensitive.
The table below is a summary of the various power supply of the DAC. Care should be taken to keep clean
power supplies routing away from noisy digital supplies. It is recommended to use at least two power layers.
Avoid placing digital supplies and clean supplies on adjacent board layers and use a ground layer between noisy
and clean supplies if possible. All supplies pins should be decoupled as close to the pins as possible using small
value capacitors, with larger bulk capacitors placed further away.
POWER SUPPLY
VOLTAGE
NOISE SENSITIVE?
RECOMMENDATION
Provide clean voltage, avoid
spurious noise
VDDADAC33
3.3 V
Yes
Provide clean voltage, avoid
spurious noise
VDDAPLL18
VDDAREF18
VDDCLK09
VDDDAC09
1.8 V
1.8 V
0.9 V
0.9 V
Yes
Yes
Yes
Yes
Provide clean voltage, avoid
spurious noise
Provide clean voltage, avoid
spurious noise
Provide clean voltage, avoid
spurious noise
Digital supply, keep separated
from noise sensitive 0.9 V
supplies.
VDDDIG09
0.9 V
No
VDDIO18
VDDR18
VDDS18
VDDT09
VQPS18
1.8 V
1.8 V
1.8 V
0.9 V
1.8 V
No
Yes
No
No concern
Provide clean voltage
No concern
Yes
No
Provide clean voltage
No concern
Copyright © 2015, Texas Instruments Incorporated
133
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
10 Layout
10.1 Layout Guidelines
•
DAC output termination resistors should be placed as close to the output pins as possible to provide a DC
path to ground and set the source impedance.
•
For PLL mode, if the external loop filter is not used then leave the pin floating without any board routing.
Signals coupling to this node may cause clock mixing spurs in the DAC output.
•
•
•
Route the high speed serdes lanes as impedance-controlled, tightly-coupled, differential traces.
Maintain a solid ground plane under the serdes lanes without any ground plane splits.
AC couple the serdes lines between the logic device and the DAC using 0201 size capacitors that maintain
low impedance at the serialized data rate.
•
•
Simulation of the serdes channel is recommended to verify JESD204B standard compliance to ensure
compatibility between devices.
Keep the SYSREF routing away from the DACCLK routing to reduce coupling. Using a pulsed SYSREF or
disabling a continuous SYSREF is recommended during normal operation to avoid spurs in the output
spectrum.
•
•
•
Keep routing for RBIAS short, for instance a resistor can be placed on the bottom of the board directly
connecting the RBIAS ball to a GND ball.
Decoupling capacitors should be placed as close to the supply pins as possible, for instance a capacitor can
be placed on the bottom of the board directly connecting the supply ball to a GND ball.
Noisy power supplies should be routed away from clean supplies. Use two power plane layers, preferably
with a GND layer in between.
134
Copyright © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
10.2 Layout Examples
VDDADAC33
VDDAREF18
VDDAPLL18
A
B
C
D
E
F
G
H
J
K
L
M
12
11
10
VDDDAC09
VDDIO18
9
8
7
6
5
4
3
2
1
VDDCLK09
VDDS18
VQPS18
Power Plane 1
Power Plane 2
0.1 uF Capacitor
(on bottom)
VDDDIG09
VDDR18
VDDT09
Via
Figure 215. DAC39J82 Layout for Power Supplies
Copyright © 2015, Texas Instruments Incorporated
135
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
Layout Examples (continued)
A
B
C
D
E
F
G
H
J
K
L
M
Rbias
12
11
10
9
Bottom Trace
Top Trace
8
7
Capacitor
Resistor
Via
6
5
4
3
2
1
Figure 216. DAC39J82 Layout for Signals
136
版权 © 2015, Texas Instruments Incorporated
DAC39J82
www.ti.com.cn
ZHCSD92 –JANUARY 2015
11 器件和文档支持
11.1 商标
All trademarks are the property of their respective owners.
11.2 静电放电警告
这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损
伤。
11.3 术语表
SLYZ022 — TI 术语表。
这份术语表列出并解释术语、首字母缩略词和定义。
版权 © 2015, Texas Instruments Incorporated
137
DAC39J82
ZHCSD92 –JANUARY 2015
www.ti.com.cn
12 机械封装和可订购信息
以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对
本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。
138
版权 © 2015, Texas Instruments Incorporated
PACKAGE OPTION ADDENDUM
www.ti.com
19-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
DAC39J82IAAV
ACTIVE
ACTIVE
FCCSP
FCCSP
AAV
AAV
144
144
168
RoHS & Green
SNAGCU
Level-3-260C-168 HR
Level-3-260C-168 HR
-40 to 85
-40 to 85
DAC39J82I
DAC39J82I
Samples
Samples
DAC39J82IAAVR
1000 RoHS & Green
SNAGCU
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
19-Oct-2022
Addendum-Page 2
PACKAGE OUTLINE
AAV0144A
FCBGA - 1.91 mm max height
SCALE 1.400
BALL GRID ARRAY
10.15
9.85
A
B
BALL A1 CORNER
10.15
9.85
(
8)
(0.67)
1.91
1.70
(0.5)
C
SEATING PLANE
NOTE 4
BALL TYP
0.405
0.325
TYP
0.1 C
8.8 TYP
SYMM
(0.6) TYP
(0.6) TYP
0.8 TYP
M
L
K
J
H
G
F
SYMM
8.8
TYP
E
D
C
B
A
0.51
0.41
144X
0.15
0.08
C A B
NOTE 3
C
1
2
3
4
5
6
7
8
9
10
11
12
0.8 TYP
4219578/C 05/2022
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
www.ti.com
EXAMPLE BOARD LAYOUT
AAV0144A
FCBGA - 1.91 mm max height
BALL GRID ARRAY
(0.8) TYP
1
3
5
6
7
8
9
10 11
4
12
2
A
B
(0.8) TYP
C
D
E
F
144X ( 0.4)
SYMM
G
H
J
K
L
M
SYMM
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
(
0.4)
0.05 MAX
METAL UNDER
SOLDER MASK
0.05 MIN
METAL
EXPOSED
METAL
EXPOSED
METAL
(
0.4)
SOLDER MASK
OPENING
SOLDER MASK
OPENING
NON-SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
NOT TO SCALE
4219578/C 05/2022
NOTES: (continued)
5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).
www.ti.com
EXAMPLE STENCIL DESIGN
AAV0144A
FCBGA - 1.91 mm max height
BALL GRID ARRAY
(0.8) TYP
144X ( 0.4)
10 11
1
3
5
6
7
8
9
4
12
2
A
B
(0.8) TYP
C
D
E
F
SYMM
G
H
J
K
L
M
SYMM
SOLDER PASTE EXAMPLE
BASED ON 0.15 mm THICK STENCIL
SCALE:8X
4219578/C 05/2022
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.
www.ti.com
重要声明和免责声明
TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，
不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验
证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务，TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022，德州仪器 (TI) 公司
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明