DRV8353SM [TI]
DRV8353M 100-V Three-Phase Smart Gate Driver;型号: | DRV8353SM |
厂家: | TEXAS INSTRUMENTS |
描述: | DRV8353M 100-V Three-Phase Smart Gate Driver 栅 |
文件: | 总76页 (文件大小:3152K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
DRV8353M
SLVSFO2 – JULY 2020
DRV8353M 100-V Three-Phase Smart Gate Driver
1 Features
3 Description
•
9 to 100-V, Triple half-bridge gate driver
The DRV8353M family of devices are highly-
integrated gate drivers for three-phase brushless DC
(BLDC) motor applications. These applications
include field-oriented control (FOC), sinusoidal current
control, and trapezoidal current control of BLDC
motors. The device variants provide optional
integrated current shunt amplifiers to support different
motor control schemes and a buck regulator to power
the gate driver or external controller.
– Extended TA operation -55 °C to 125 °C
– Optional triple low-side current shunt amplifiers
Smart gate drive architecture
– Adjustable slew rate control for EMI
performance
•
– VGS handshake and minimum dead-time
insertion to prevent shoot-through
– 50-mA to 1-A peak source current
– 100-mA to 2-A peak sink current
– dV/dt mitigation through strong pulldown
Integrated gate driver power supplies
– High-side doubler charge pump For 100%
PWM duty cycle control
The DRV8353M uses smart gate drive (SGD)
architecture to decrease the number of external
components that are typically necessary for MOSFET
slew rate control and protection circuits. The SGD
architecture also optimizes dead time to prevent
shoot-through conditions, provides flexibility in
decreasing electromagnetic interference (EMI) by
MOSFET slew rate control, and protects against gate
short circuit conditions through VGS monitors. A strong
gate pulldown circuit helps prevent unwanted dV/dt
parasitic gate turn on events
•
– Low-side linear regulator
•
•
Integrated triple current shunt amplifiers
– Adjustable gain (5, 10, 20, 40 V/V)
– Bidirectional or unidirectional support
6x, 3x, 1x, and independent PWM modes
– Supports 120° sensored operation
SPI or hardware interface available
Low-power sleep mode (20 µA at VVM = 48-V)
Integrated protection features
– VM undervoltage lockout (UVLO)
– Gate drive supply undervoltage (GDUV)
– MOSFET VDS overcurrent protection (OCP)
– MOSFET shoot-through prevention
– Gate driver fault (GDF)
Various PWM control modes (6x, 3x, 1x, and
independent) are supported for simple interfacing to
the external controller. These modes can decrease
the number of outputs required of the controller for the
motor driver PWM control signals. This family of
devices also includes 1x PWM mode for simple
sensored trapezoidal control of a BLDC motor by
using an internal block commutation table.
•
•
•
Table 3-1. Device Information
PART NUMBER
PACKAGE
BODY SIZE (NOM)
– Thermal warning and shutdown (OTW/OTSD)
– Fault condition indicator (nFAULT)
DRV8353M
WQFN (40)
6.00 mm x 6.00 mm
1. For all available packages, see the orderable
addendum at the end of the data sheet.
2 Applications
•
•
3-phase brushless-DC (BLDC) motor modules
Fans, blowers, and pumps
9 to 75 V
7 to 100 V
Drain
Sense
DRV8353M
PWM
Three-Phase
Smart Gate Driver
SPI or H/W
M
Gate Drive
nFAULT
Protection
Current
Sense
Current Sense
3x Shunt Amplifiers
Simplified Schematic
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Table of Contents
1 Features............................................................................1
2 Applications.....................................................................1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Device Comparison Table...............................................3
6 Pin Configuration and Functions...................................3
Pin Functions—40-Pin DRV8353M Devices.....................3
7 Absolute Maximum Ratings........................................... 5
8 ESD Ratings.....................................................................6
9 Recommended Operating Conditions...........................7
10 Thermal Information......................................................8
11 Electrical Characteristics..............................................9
12 SPI Timing Requirements...........................................15
13 Detailed Description....................................................16
13.1 Overview.................................................................16
13.2 Functional Block Diagram.......................................17
13.3 Feature Description.................................................18
13.4 Device Functional Modes........................................41
13.5 Programming.......................................................... 42
13.6 Register Maps.........................................................44
14 Application and Implementation................................56
14.1 Application Information........................................... 56
14.2 Typical Application.................................................. 56
15 Power Supply Recommendations..............................65
15.1 Bulk Capacitance Sizing......................................... 65
16 Layout...........................................................................66
16.1 Layout Guidelines................................................... 66
16.2 Layout Example...................................................... 67
17 Device and Documentation Support..........................68
17.1 Device Support....................................................... 68
17.2 Documentation Support.......................................... 68
17.3 Receiving Notification of Documentation Updates..68
17.4 Support Resources................................................. 68
17.5 Trademarks.............................................................68
17.6 Electrostatic Discharge Caution..............................68
17.7 Glossary..................................................................69
18 Mechanical, Packaging, and Orderable
Information.................................................................... 69
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
DATE
REVISION
NOTES
July 2020
*
Initial Release
Copyright © 2020 Texas Instruments Incorporated
2
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
5 Device Comparison Table
DEVICE
VARIANT
SHUNT AMPLIFIERS
INTERFACE
Hardware (H)
SPI (S)
DRV8353HM
DRV8353SM
DRV8353M
3
6 Pin Configuration and Functions
Pin Functions—40-Pin DRV8353M Devices
CPL
CPH
1
2
3
4
5
6
7
8
9
10
30
29
28
27
26
25
24
23
22
21
GAIN
VDS
CPL
CPH
1
2
3
4
5
6
7
8
9
10
30
29
28
27
26
25
24
23
22
21
nSCS
SCLK
SDI
VM
IDRIVE
MODE
nFAULT
AGND
VREF
SOA
VM
VDRAIN
VCP
VDRAIN
VCP
SDO
nFAULT
AGND
VREF
SOA
Thermal
Pad
Thermal
Pad
GHA
SHA
GHA
SHA
GLA
GLA
SPA
SOB
SPA
SOB
SNA
SOC
SNA
SOC
Not to scale
Not to scale
DRV8353HM RTA Package 40-Pin VWQFN With
Exposed Thermal Pad Top View
DRV8353SM RTA Package 40-Pin VWQFN With
Exposed Thermal Pad Top View
PIN
NO.
TYPE(1)
DESCRIPTION
NAME
DRV8353HM
DRV8353SM
AGND
CPH
25
25
PWR
PWR
Device analog ground. Connect to system ground.
Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL
pins.
2
1
2
1
Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL
pins.
CPL
PWR
PWR
I
5-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and GND pins. This
regulator can source up to 10 mA externally.
DVDD
ENABLE
38
31
38
31
Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse can be
used to reset fault conditions.
GAIN
GND
GHA
GHB
GHC
GLA
30
39
6
—
39
6
I
Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.
Device power ground. Connect to system ground.
PWR
O
O
O
O
O
O
I
High-side gate driver output. Connect to the gate of the high-side power MOSFET.
High-side gate driver output. Connect to the gate of the high-side power MOSFET.
High-side gate driver output. Connect to the gate of the high-side power MOSFET.
Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
High-side gate driver control input. This pin controls the output of the high-side gate driver.
High-side gate driver control input. This pin controls the output of the high-side gate driver.
High-side gate driver control input. This pin controls the output of the high-side gate driver.
Low-side gate driver control input. This pin controls the output of the low-side gate driver.
Low-side gate driver control input. This pin controls the output of the low-side gate driver.
15
16
8
15
16
8
GLB
13
18
28
32
34
36
33
35
13
18
—
32
34
36
33
35
GLC
IDRIVE
INHA
INHB
INHC
INLA
INLB
I
I
I
I
I
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
PIN
NO.
TYPE(1)
DESCRIPTION
NAME
DRV8353HM
DRV8353SM
INLC
MODE
nFAULT
nSCS
SCLK
SDI
37
27
26
—
—
—
—
7
37
—
26
30
29
28
27
7
I
Low-side gate driver control input. This pin controls the output of the low-side gate driver.
PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
I
OD
Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
Serial chip select. A logic low on this pin enables serial interface communication.
Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
Serial data input. Data is captured on the falling edge of the SCLK pin.
Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
High-side source sense input. Connect to the high-side power MOSFET source.
High-side source sense input. Connect to the high-side power MOSFET source.
High-side source sense input. Connect to the high-side power MOSFET source.
Shunt amplifier input. Connect to the low-side of the current shunt resistor.
Shunt amplifier input. Connect to the low-side of the current shunt resistor.
Shunt amplifier input. Connect to the low-side of the current shunt resistor.
Shunt amplifier output.
I
I
I
SDO
SHA
OD
I
I
SHB
14
17
10
11
20
23
22
21
14
17
10
11
20
23
22
21
SHC
SNA
I
I
SNB
I
SNC
SOA
SOB
SOC
I
O
O
O
Shunt amplifier output.
Shunt amplifier output.
Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current
shunt resistor.
SPA
SPB
SPC
9
9
I
I
I
Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current
shunt resistor.
12
19
12
19
Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current
shunt resistor.
VCP
5
4
5
4
PWR
Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VDRAIN pins.
High-side MOSFET drain sense input and charge pump reference. Connect to the common point of the MOSFET drains.
VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VDRAIN
VDS
I
I
29
40
—
40
VGLS
PWR
11-V internal regulator output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VGLS and GND pins.
Gate driver power supply input. Connect to either VDRAIN or separate gate driver supply voltage. Connect a X5R or X7R,
0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and GND pins.
VM
3
3
PWR
PWR
Shunt amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF
and AGND pins.
VREF
24
24
(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain
Copyright © 2020 Texas Instruments Incorporated
4
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
7 Absolute Maximum Ratings
at TA = –55°C to +125°C (unless otherwise noted)(1)
MIN
MAX
UNIT
GATE DRIVER
Power supply pin voltage (VM)
–0.3
–0.3
–0.3
0
80
V
V
Voltage differential between ground pins (AGND, BGND, DGND, PGND)
MOSFET drain sense pin voltage (VDRAIN)
MOSFET drain sense pin voltage slew rate (VDRAIN)
Charge pump pin voltage (CPH, VCP)
0.3
102
V
2
VVDRAIN + 16
VVDRAIN
18
V/µs
V
–0.3
–0.3
–0.3
–0.3
Charge-pump negative-switching pin voltage (CPL)
Low-side gate drive regulator pin voltage (VGLS)
Internal logic regulator pin voltage (DVDD)
V
V
5.75
V
Digital pin voltage (ENABLE, GAIN, IDRIVE, INHx, INLx, MODE, nFAULT, nSCS, SCLK,
SDI, SDO, VDS)
–0.3
5.75
V
Continuous high-side gate drive pin voltage (GHx)
Transient 200-ns high-side gate drive pin voltage (GHx)
High-side gate drive pin voltage with respect to SHx (GHx)
Continuous high-side source sense pin voltage (SHx)
Continuous high-side source sense pin voltage (SHx)
Transient 200-ns high-side source sense pin voltage (SHx)
Continuous low-side gate drive pin voltage (GLx)
–5(2)
–10
VVCP + 0.3
VVCP + 0.3
16
V
V
V
V
V
V
V
V
–0.3
–5(2)
–5(2)
–10
102
VVDRAIN + 5
VVDRAIN + 10
VVGLS + 0.3
VVGLS + 0.3
–1.0
–5.0
Transient 200-ns low-side gate drive pin voltage (GLx)
Internally
limited
Internally
limited
Gate drive pin source current (GHx, GLx)
Gate drive pin sink current (GHx, GLx)
A
A
Internally
limited
Internally
limited
Continuous low-side source sense pin voltage (SLx)
Transient 200-ns low-side source sense pin voltage (SLx)
Continuous shunt amplifier input pin voltage (SNx, SPx)
Transient 200-ns shunt amplifier input pin voltage (SNx, SPx)
Reference input pin voltage (VREF)
Shunt amplifier output pin voltage (SOx)
DRV8353M
–1
–5
1
V
V
V
V
V
V
5
–1
1
5
–5
–0.3
–0.3
5.75
VVREF + 0.3
Ambient temperature, TA
–55
–55
–65
125
150
150
°C
°C
°C
Junction temperature, TJ
Storage temperature, Tstg
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
(2) VDRAIN pin voltage with respect to high-side gate pin (GHx) and phase node pin voltage (SHx) should be limited to 102 V maximum.
This will limit the GHx and SHx pin negative voltage capability when VDRAIN is greater than 92 V.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
8 ESD Ratings
VALUE
±1000
±500
UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
Electrostatic
V(ESD)
V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)
discharge
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as
±2000 V may actually have higher performance.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500
V may actually have higher performance.
Copyright © 2020 Texas Instruments Incorporated
6
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
9 Recommended Operating Conditions
at TA = –40°C to +125°C (unless otherwise noted)
MIN
MAX
UNIT
GATE DRIVER
VVM
Gate driver power supply voltage (VM)
9
7
75
V
V
VVDRAIN
Charge pump reference and drain voltage sense (VDRAIN)
100
Input voltage (ENABLE, GAIN, IDRIVE, INHx, INLx, MODE, nSCS, SCLK,
SDI, VDS)
VI
0
5.5
V
fPWM
tSH
Applied PWM signal (INHx, INLx)
0
0
0
0
0
3
0
0
0
200(1)
2
kHz
V/ns
mA
mA
mA
V
Switch-node slew rate range (SHx)
High-side average gate-drive current (GHx)
Low-side average gate-drive current (GLx)
External load current (DVDD)
IGATE_HS
IGATE_LS
IDVDD
VVREF
ISO
25(1)
25(1)
10(1)
5.5
5
Reference voltage input (VREF)
Shunt amplifier output current (SOx)
Open drain pullup voltage (nFAULT, SDO)
Open drain output current (nFAULT, SDO)
mA
V
VOD
5.5
5
IOD
mA
DRV8353M
TA
Operating ambient temperature
Operating junction temperature
–55
–55
125
150
°C
°C
TJ
(1) Power dissipation and thermal limits must be observed.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
10 Thermal Information
DRV8353M
RTA (WQFN)
40 PINS
26.1
THERMAL METRIC(1)
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
RθJC(top)
RθJB
13.1
8.4
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
0.1
ψJB
8.4
RθJC(bot)
1.1
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Copyright © 2020 Texas Instruments Incorporated
8
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
11 Electrical Characteristics
at TA = –55°C to +125°C, VVM = 9 to 75 V, VVDRAIN = 9 to 100 V, VVIN = 48 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP MAX UNIT
POWER SUPPLIES (DVDD, VCP, VGLS, VM)
VVM = VVDRAIN = 48 V, ENABLE = 3.3 V, INHx/INLx
= 0 V
IVM
VM operating supply current
8.5
13
4
mA
mA
VVM = VVDRAIN = 48 V, ENABLE = 3.3 V, INHx/INLx
= 0 V
IVDRAIN
VDRAIN operating supply current
1.9
20
ENABLE = 0 V, VVM = VVDRAIN = 48 V, TA = 25°C
ENABLE = 0 V, VVM = VVDRAIN = 48 V, TA = 125°C
ENABLE = 0 V period to reset faults
VVM > VUVLO, ENABLE = 3.3 V to outputs ready
ENABLE = 0 V to device sleep mode
IDVDD = 0 to 10 mA
40
100
40
ISLEEP
Sleep mode supply current
µA
tRST
Reset pulse time
Turnon time
5
us
ms
ms
V
tWAKE
tSLEEP
VDVDD
1
Turnoff time
1
DVDD regulator voltage
4.75
9
5
10.5
10
5.25
12
VVM = 15 V, IVCP = 0 to 25 mA
VVM = 12 V, IVCP = 0 to 20 mA
7.5
6
11.5
9.5
8.5
16
VCP operating voltage
with respect to VDRAIN
VVCP
V
V
VVM = 10 V, IVCP = 0 to 15 mA
8
VVM = 9 V, IVCP = 0 to 10 mA
5.5
13
10
8
7.5
14.5
11.5
9.5
8.5
VVM = 15 V, IVGLS = 0 to 25 mA
VVM = 12 V, IVGLS = 0 to 20 mA
12.5
10.5
9.5
VGLS operating voltage
with respect to GND
VVGLS
VVM = 10 V, IVGLS = 0 to 15 mA
VVM = 9 V, IVGLS = 0 to 10 mA
7
LOGIC-LEVEL INPUTS (ENABLE, INHx, INLx, nSCS, SCLK, SDI)
VIL
VIH
VHYS
IIL
Input logic low voltage
Input logic high voltage
Input logic hysteresis
Input logic low current
Input logic high current
Pulldown resistance
Propagation delay
0
0.8
5.5
V
V
1.5
100
mV
µA
µA
kΩ
ns
VVIN = 0 V
–5
5
IIH
VVIN = 5 V
50
100
200
70
RPD
tPD
To GND
INHx/INLx transition to GHx/GLx transition
FOUR-LEVEL H/W INPUTS (GAIN, MODE)
VI1
Input mode 1 voltage
Tied to GND
0
V
V
VCOMP1
VI2
VCOMP2
VI3
VCOMP3
VI4
Quad-level voltage comparator 1
Input mode 2 voltage
Voltage comparator between VI1 and VI2
47 kΩ ± 5% to tied GND
Voltage comparator between VI2 and VI3
Hi-Z
1.156 1.256 1.356
1.9
V
Quad-level voltage comparator 1
Input mode 3 voltage
2.408 2.508 2.608
V
3.1
V
Quad-level voltage comparator 3
Input mode 4 voltage
Voltage comparator between VI3 and VI4
Tied to DVDD
3.614 3.714 3.814
V
5
50
84
V
RPU
Pullup resistance
Internal pullup to DVDD
Internal pulldown to GND
kΩ
kΩ
RPD
Pulldown resistance
SEVEN-LEVEL H/W INPUTS (IDRIVE, VDS)
VI1
Input mode 1 voltage
Tied to GND
0
V
V
V
V
V
V
V
VCOMP1
VI2
VCOMP2
VI3
VCOMP3
VI4
Seven-level voltage comparator 1
Input mode 2 voltage
Voltage comparator between VI1 and VI2
18 kΩ ± 5% tied to GND
Voltage comparator between VI2 and VI3
75 kΩ ± 5% tied to GND
Voltage comparator between VI3 and VI4
Hi-Z
0.057 0.157 0.257
0.8
Seven-level voltage comparator 2
Input mode 3 voltage
1.158 1.258 1.358
1.7
2.257 2.357 2.457
2.5
Seven-level voltage comparator 3
Input mode 4 voltage
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
at TA = –55°C to +125°C, VVM = 9 to 75 V, VVDRAIN = 9 to 100 V, VVIN = 48 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Voltage comparator between VI4 and VI5
75 kΩ ± 5% tied to DVDD
MIN
TYP MAX UNIT
VCOMP4
VI5
VCOMP5
VI6
VCOMP6
VI7
Seven-level voltage comparator 4
Input mode 5 voltage
2.561 2.661 2.761
V
V
3.3
3.615 3.715 3.815
4.2
Seven-level voltage comparator 5
Input mode 6 voltage
Voltage comparator between VI5 and VI6
18 kΩ ± 5% tied to DVDD
V
V
Seven-level voltage comparator 6
Input mode 7 voltage
Voltage comparator between VI6 and VI7
Tied to DVDD
4.74
4.85
5
4.95
V
V
RPU
Pullup resistance
Internal pullup to DVDD
73
73
kΩ
kΩ
RPD
Pulldown resistance
Internal pulldown to GND
OPEN DRAIN OUTPUTS (nFAULT, SDO)
VOL
IOZ
Output logic low voltage
IO = 5 mA
VO = 5 V
0.125
2
V
Output high impedance leakage
–2
µA
Copyright © 2020 Texas Instruments Incorporated
10
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
at TA = –55°C to +125°C, VVM = 9 to 75 V, VVDRAIN = 9 to 100 V, VVIN = 48 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP MAX UNIT
GATE DRIVERS (GHx, GLx)
VVM = 15 V, IVCP = 0 to 25 mA
9
7.5
6
10.5
10
12
11.5
9.5
VVM = 12 , IVCP = 0 to 20 mA
VVM = 10 V, IVCP = 0 to 15 mA
VVM = 9 V, IVCP = 0 to 10 mA
VVM = 15 V, IVGLS = 0 to 25 mA
VVM = 12 V, IVGLS = 0 to 20 mA
VVM = 10 V, IVGLS = 0 to 15 mA
VVM = 9 V, IVGLS = 0 to 10 mA
DEAD_TIME = 00b
High-side gate drive voltage
with respect to SHx
VGSH
V
V
8
5.5
9.5
9
7.5
8.5
11
12.5
12
10.5
9
Low-side gate drive voltage
with respect to PGND
VGSL
7.5
6.5
10.5
9.5
8
50
DEAD_TIME = 01b
100
200
400
100
500
1000
2000
4000
4000
50
SPI Device
Gate drive
dead time
tDEAD
DEAD_TIME = 10b
ns
ns
DEAD_TIME = 11b
H/W Device
SPI Device
H/W Device
TDRIVE = 00b
TDRIVE = 01b
TDRIVE = 10b
TDRIVE = 11b
Peak current
gate drive time
tDRIVE
IDRIVEP_HS or IDRIVEP_LS = 0000b
IDRIVEP_HS or IDRIVEP_LS = 0001b
IDRIVEP_HS or IDRIVEP_LS = 0010b
IDRIVEP_HS or IDRIVEP_LS = 0011b
IDRIVEP_HS or IDRIVEP_LS = 0100b
IDRIVEP_HS or IDRIVEP_LS = 0101b
IDRIVEP_HS or IDRIVEP_LS = 0110b
IDRIVEP_HS or IDRIVEP_LS = 0111b
IDRIVEP_HS or IDRIVEP_LS = 1000b
IDRIVEP_HS or IDRIVEP_LS = 1001b
IDRIVEP_HS or IDRIVEP_LS = 1010b
IDRIVEP_HS or IDRIVEP_LS = 1011b
IDRIVEP_HS or IDRIVEP_LS = 1100b
IDRIVEP_HS or IDRIVEP_LS = 1101b
IDRIVEP_HS or IDRIVEP_LS = 1110b
IDRIVEP_HS or IDRIVEP_LS = 1111b
IDRIVE = Tied to GND
50
100
150
300
350
400
450
550
600
650
700
850
900
950
1000
50
SPI Device
Peak source
gate current
IDRIVEP
mA
IDRIVE = 18 kΩ ± 5% tied to GND
IDRIVE = 75 kΩ ± 5% tied to GND
100
150
300
450
700
1000
H/W Device IDRIVE = Hi-Z
IDRIVE = 75 kΩ ± 5% tied to DVDD
IDRIVE = 18 kΩ ± 5% tied to DVDD
IDRIVE = Tied to DVDD
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
at TA = –55°C to +125°C, VVM = 9 to 75 V, VVDRAIN = 9 to 100 V, VVIN = 48 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IDRIVEN_HS or IDRIVEN_LS = 0000b
IDRIVEN_HS or IDRIVEN_LS = 0001b
IDRIVEN_HS or IDRIVEN_LS = 0010b
IDRIVEN_HS or IDRIVEN_LS = 0011b
IDRIVEN_HS or IDRIVEN_LS = 0100b
IDRIVEN_HS or IDRIVEN_LS = 0101b
IDRIVEN_HS or IDRIVEN_LS = 0110b
IDRIVEN_HS or IDRIVEN_LS = 0111b
IDRIVEN_HS or IDRIVEN_LS = 1000b
IDRIVEN_HS or IDRIVEN_LS = 1001b
IDRIVEN_HS or IDRIVEN_LS = 1010b
IDRIVEN_HS or IDRIVEN_LS = 1011b
IDRIVEN_HS or IDRIVEN_LS = 1100b
IDRIVEN_HS or IDRIVEN_LS = 1101b
IDRIVEN_HS or IDRIVEN_LS = 1110b
IDRIVEN_HS or IDRIVEN_LS = 1111b
IDRIVE = Tied to GND
MIN
TYP MAX UNIT
100
100
200
300
600
700
800
900
1100
1200
1300
1400
1700
1800
1900
2000
100
200
300
600
900
1400
2000
50
SPI Device
Peak sink
gate current
IDRIVEN
mA
IDRIVE = 18 kΩ ± 5% tied to GND
IDRIVE = 75 kΩ ± 5% tied to GND
H/W Device IDRIVE = Hi-Z
IDRIVE = 75 kΩ ± 5% tied to DVDD
IDRIVE = 18 kΩ ± 5% tied to DVDD
IDRIVE = Tied to DVDD
Source current after tDRIVE
IHOLD
Gate holding current
mA
Sink current after tDRIVE
100
2
ISTRONG
ROFF
Gate strong pulldown current
Gate hold off resistor
GHx to SHx and GLx to SPx/SLx
GHx to SHx and GLx to SPx/SLx
A
150
kΩ
CURRENT SHUNT AMPLIFIER (SNx, SOx, SPx, VREF)
CSA_GAIN = 00b
4.85
9.7
5
10
5.15
10.3
20.6
41.2
5.15
10.3
20.6
41.2
SPI Device
CSA_GAIN = 01b
CSA_GAIN = 10b
CSA_GAIN = 11b
19.4
38.8
4.85
9.7
20
SPI Device
40
GCSA
Amplifier gain
V/V
H/W Device GAIN = Tied to GND
H/W Device GAIN = 47 kΩ ± 5% tied to GND
H/W Device GAIN = Hi-Z
5
10
19.4
38.8
20
H/W Device GAIN = Tied to DVDD
VO_STEP = 0.5 V, GCSA = 5 V/V
40
250
500
1000
2000
VO_STEP = 0.5 V, GCSA = 10 V/V
VO_STEP = 0.5 V, GVSA = 20 V/V
VO_STEP = 0.5 V, GCSA = 40 V/V
tSET
Settling time to ±1%
ns
VCOM
VDIFF
VOFF
Common mode input range
Differential mode input range
Input offset error
–0.15
–0.3
–3
0.15
0.3
3
V
V
VSP = VSN = 0 V
VSP = VSN = 0 V
mV
µV/°C
VDRIFT
Drift offset
10
VVREF
– 0.25
VLINEAR
SOx output voltage linear range
0.25
V
Copyright © 2020 Texas Instruments Incorporated
12
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
at TA = –55°C to +125°C, VVM = 9 to 75 V, VVDRAIN = 9 to 100 V, VVIN = 48 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP MAX UNIT
VVREF
– 0.3
SPI Device
SPI Device
VSP = VSN = 0 V, VREF_DIV = 0b
SOx output voltage
bias
VVREF
/ 2
VBIAS
VSP = VSN = 0 V, VREF_DIV = 1b
V
VVREF
/ 2
H/W Device VSP = VSN = 0 V
IBIAS
SPx/SNx input bias current
SOx output slew rate
VREF input current
250
2.5
µA
V/µs
mA
VSLEW
IVREF
UGB
60-pF load
10
1.5
10
VVREF = 5 V
Unity gain bandwidth
DRV835x: 60-pF load
MHz
PROTECTION CIRCUITS
DRV835x: VM falling, UVLO report
DRV835x: VM rising, UVLO recovery
Rising to falling threshold
8.0
8.2
8.3
8.5
200
10
8.8
9.0
VVM_UV
VM undervoltage lockout
V
VVM_UVH
tVM_UVD
VM undervoltage hysteresis
VM undervoltage deglitch time
mV
us
VM falling, UVLO report
DRV835x: VDRAIN falling, UVLO report
DRV835x: VDRAIN rising, UVLO recovery
Rising to falling threshold
6.1
6.3
6.4
6.6
150
10
6.8
7.0
VVDR_UV
VDRAIN undervoltage lockout
V
VVDR_UVH
tVDR_UVD
VDRAIN undervoltage hysteresis
mV
us
VDRAIN undervoltage deglitch time VDRAIN falling, UVLO report
VCP charge pump undervoltage
VCP falling, GDUV report
lockout
VDRAIN
+ 5
VVCP_UV
V
V
VGLS low-side regulator
VGLS falling, GDUV report
undervoltage lockout
VVGLS_UV
4.25
Positive clamping voltage
High-side gate clamp
12.5
13.5
–0.7
16
VGS_CLAMP
V
Negative clamping voltage
VDS_LVL = 0000b
VDS_LVL = 0001b
VDS_LVL = 0010b
VDS_LVL = 0011b
VDS_LVL = 0100b
VDS_LVL = 0101b
VDS_LVL = 0110b
0.041
0.051
0.061
0.071
0.081
0.18
0.27
0.36
0.45
0.54
0.63
0.72
0.81
0.9
0.06 0.082
0.07 0.094
0.08 0.106
0.09 0.118
0.1 0.125
0.2
0.24
0.3 0.345
0.4 0.455
0.5 0.565
VDS_LVL = 0111b
SPI Device
V
VDS_LVL = 1000b
VDS_LVL = 1001b
0.6
0.7
0.67
0.78
VDS overcurrent
trip voltage
VVDS_OCP
VDS_LVL = 1010b
VDS_LVL = 1011b
0.8 0.885
VDS_LVL = 1100b
0.9
1.0
1.5
2
1.0
1.1
VDS_LVL = 1101b
VDS_LVL = 1110b
1.35
1.8
1.65
2.2
VDS_LVL = 1111b
V
V
VDS = 75 kΩ ± 5% tied to GND
VDS = Hi-Z
0.18
0.36
0.63
0.9
0.2
0.24
0.4 0.455
VDS = 75 kΩ ± 5% tied to DVDD
VDS = 18 kΩ ± 5% tied to DVDD
0.7
1
0.78
1.1
H/W Device
VDS overcurrent
trip voltage
VVDS_OCP
VDS = Tied to DVDD
Disabled
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
at TA = –55°C to +125°C, VVM = 9 to 75 V, VVDRAIN = 9 to 100 V, VVIN = 48 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP MAX UNIT
OCP_DEG = 00b
1
2
OCP_DEG = 01b
OCP_DEG = 10b
OCP_DEG = 11b
VDS and VSENSE
overcurrent deglitch
time
SPI Device
H/W Device
SPI Device
tOCP_DEG
4
us
8
4
SEN_LVL = 00b
SEN_LVL = 01b
SEN_LVL = 10b
SEN_LVL = 11b
0.25
0.5
0.75
1
VSENSE overcurrent
trip voltage
VSEN_OCP
V
H/W Device
SPI Device
H/W Device
1
TRETRY = 0b
TRETRY = 1b
8
ms
us
tRETRY
Overcurrent retry time
50
8
ms
°C
°C
°C
TOTW
TOTSD
THYS
Thermal warning temperature
Thermal shutdown temperature
Thermal hysteresis
Die temperature, TJ
Die temperature, TJ
Die temperature, TJ
130
150
150
170
20
170
190
Copyright © 2020 Texas Instruments Incorporated
14
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
12 SPI Timing Requirements
at TA = –40°C to +125°C, VVM = 9 to 75 V (unless otherwise noted)
MIN NOM MAX UNIT
tREADY
tCLK
SPI ready after enable
SCLK minimum period
SCLK minimum high time
SCLK minimum low time
SDI input data setup time
SDI input data hold time
SDO output data delay time
nSCS input setup time
nSCS input hold time
VM > UVLO, ENABLE = 3.3 V
1
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
100
50
50
20
30
tCLKH
tCLKL
tSU_SDI
tH_SDI
tD_SDO
tSU_nSCS
tH_nSCS
tHI_nSCS
tDIS_nSCS
SCLK high to SDO valid
30
50
50
nSCS minimum high time before active low
nSCS disable time nSCS high to SDO high impedance
400
10
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
15
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13 Detailed Description
13.1 Overview
The DRV8353M family of devices are integrated 100-V gate drivers for three-phase motor drive applications.
These devices decrease system component count, cost, and complexity by integrating three independent half-
bridge gate drivers, charge pump and linear regulator for the high-side and low-side gate driver supply voltages,
optional triple current shunt amplifiers, and an optional 350-mA buck regulator. A standard serial peripheral
interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic
information through an external controller. Alternatively, a hardware interface (H/W) option allows for configuring
the most commonly used settings through fixed external resistors.
The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A
source, 2-A sink peak currents with a 25-mA average output current. The high-side gate drive supply voltage is
generated using a doubler charge-pump architecture that regulates the VCP output to VVDRAIN + 10.5-V. The
low-side gate drive supply voltage is generated using a linear regulator from the VM power supply that regulates
the VGLS output to 14.5-V. The VGLS supply is further regulated to 11-V on the GLx low-side gate driver
outputs. A smart gate-drive architecture provides the ability to dynamically adjust the output gate-drive current
strength allowing for the gate driver to control the power MOSFET VDS switching speed. This allows for the
removal of external gate drive resistors and diodes reducing BOM component count, cost, and PCB area. The
architecture also uses an internal state machine to protect against gate-drive short-circuit events, control the
half-bridge dead time, and protect against dV/dt parasitic turnon of the external power MOSFET.
The gate drivers can operate in either a single or dual supply architecture. In the single supply architecture, VM
can be tied to VDRAIN and is regulated to the correct supply voltages internally. In the dual supply architecture,
VM can be connected to a lower voltage supply from a more efficient switching regulator to improve the device
efficiency. VDRAIN stays connected to the external MOSFETs to set the correct charge pump and overcurrent
monitor reference.
The DRV8353 devices integrate three, bidirectional current-shunt amplifiers for monitoring the current level
through each of the external half-bridges using a low-side shunt resistor. The gain setting of the shunt amplifier
can be adjusted through the SPI or hardware interface with the SPI providing additional flexibility to adjust the
output bias point.
In addition to the high level of device integration, the DRV8353M family of devices provides a wide range of
integrated protection features. These features include power-supply undervoltage lockout (UVLO), gate drive
undervoltage lockout (GDUV), VDS overcurrent monitoring (OCP), gate-driver short-circuit detection (GDF), and
overtemperature shutdown (OTW/OTSD). Fault events are indicated by the nFAULT pin with detailed information
available in the SPI registers on the SPI device version.
The DRV8353M family of devices are available in 0.5-mm pin pitch, QFN surface-mount package. The QFN size
is 6 × 6 mm for the 40-pin package.
Copyright © 2020 Texas Instruments Incorporated
16
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.2 Functional Block Diagram
VM
VDRAIN
VM
VDRAIN
>10 …F
0.1 …F
VCP
HS
VCP
CPH
GHA
SHA
VCP
Charge
Pump
1 …F
VDRAIN
VGLS
LS
CPL
VGLS
DVDD
47 nF
GLA
SPA
VGLS
Linear
Regulator
Gate Driver
1 …F
DVDD
Linear
Regulator
VDRAIN
1 …F
VCP
HS
GHB
SHB
GND
Power Supplies
ENABLE
VGLS
LS
Digital
Core
GLB
SPB
INHA
INLA
INHB
INLB
INHC
INLC
Gate Driver
VDRAIN
VCP
HS
Smart Gate
Drive
GHC
SHC
Protection
Control
Inputs
VGLS
LS
GLC
SPC
MODE
Gate Driver
Fault Output
IDRIVE
VCC
PU
R
VDS
nFAULT
GAIN
VCC
0.1 …F
SPC
SNC
VREF
AV
AV
AV
RSENC
SOC
SOB
SOA
SPB
SNB
Output
Offset
Bias
RSENB
SPA
SNA
AGND
RSENA
Figure 13-1. Block Diagram for DRV8353HM
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
17
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
VM
VDRAIN
VM
VDRAIN
>10 …F
0.1 …F
VCP
HS
VCP
CPH
GHA
SHA
VCP
Charge
Pump
1 …F
VDRAIN
VGLS
LS
CPL
VGLS
DVDD
47 nF
GLA
SPA
VGLS
Linear
Regulator
Gate Driver
1 …F
DVDD
Linear
Regulator
VDRAIN
1 …F
VCP
HS
GHB
SHB
GND
Power Supplies
ENABLE
VGLS
LS
Digital
Core
GLB
SPB
INHA
INLA
INHB
INLB
INHC
INLC
SDI
Gate Driver
Control
Inputs
VDRAIN
VCP
HS
Smart Gate
Drive
GHC
SHC
Protection
VGLS
LS
GLC
SPC
VCC
SPI
Gate Driver
Fault Output
R
PU
VCC
PU
SDO
R
SCLK
nFAULT
nSCS
VCC
0.1 …F
SPC
SNC
VREF
AV
AV
AV
RSENC
SOC
SOB
SOA
SPB
SNB
Output
Offset
Bias
RSENB
SPA
SNA
AGND
RSENA
Figure 13-2. Block Diagram for DRV8353SM
13.3 Feature Description
13.3.1 Three Phase Smart Gate Drivers
The DRV8353M family of devices integrates three, half-bridge gate drivers, each capable of driving high-side
and low-side N-channel power MOSFETs. The VCP doubler charge pump provides the correct gate bias voltage
to the high-side MOSFET across a wide operating voltage range in addition to providing 100% duty-cycle
support. The internal VGLS linear regulator provides the gate-bias voltage for the low-side MOSFETs. The half-
bridge gate drivers can be used in combination to drive a three-phase motor or separately to drive other types of
loads.
Copyright © 2020 Texas Instruments Incorporated
18
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
The DRV8353M family of devices implement a smart gate-drive architecture which allows the user to
dynamically adjust the gate drive current without requiring external gate current limiting resistors. Additionally,
this architecture provides a variety of protection features for the external MOSFETs including automatic dead-
time insertion, parasitic dV/dt gate turnon prevention, and gate-fault detection.
13.3.1.1 PWM Control Modes
The DRV8353M family of devices provides four different PWM control modes to support various commutation
and control methods. Texas Instruments does not recommend changing the MODE pin or PWM_MODE register
during operation of the power MOSFETs. Set all INHx and INLx pins to logic low before making a MODE or
PWM_MODE change.
13.3.1.1.1 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)
In this mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). The
corresponding INHx and INLx signals control the output state as listed in Table 13-1.
Table 13-1. 6x PWM Mode Truth Table
INLx
INHx
GLx
GHx
SHx
Hi-Z
H
0
0
1
1
0
1
0
1
L
L
H
L
L
H
L
L
L
Hi-Z
13.3.1.1.2 3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 kΩ to AGND)
In this mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is
used to change the half-bridge to high impedance. If the high-impedance (Hi-Z) sate is not required, tie all INLx
pins logic high. The corresponding INHx and INLx signals control the output state as listed in Table 13-2.
Table 13-2. 3x PWM Mode Truth Table
INLx
INHx
GLx
GHx
SHx
Hi-Z
L
0
1
1
X
0
1
L
L
H
L
L
H
H
13.3.1.1.3 1x PWM Mode (PWM_MODE = 10b or MODE Pin = Hi-Z)
In this mode, the DRV8353M family of devices uses 6-step block commutation tables that are stored internally.
This feature allows for a three-phase BLDC motor to be controlled using a single PWM sourced from a simple
controller. The PWM is applied on the INHA pin and determines the output frequency and duty cycle of the half-
bridges.
The half-bridge output states are managed by the INLA, INHB, and INLB pins which are used as state logic
inputs. The state inputs can be controlled by an external controller or connected directly to hall sensor digital
outputs from the motor (INLA = HALL_A, INHB = HALL_B, INLB = HALL_C). The 1x PWM mode usually
operates with synchronous rectification, however it can be configured to use asynchronous diode freewheeling
rectification on SPI devices. This configuration is set using the 1PWM_COM bit through the SPI registers.
The INHC input controls the direction through the 6-step commutation table which is used to change the
direction of the motor when hall sensors are directly controlling the INLA, INHB, and INLB state inputs. Tie the
INHC pin low if this feature is not required.
The INLC input brakes the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs
when it is pulled low. This brake is independent of the states of the other input pins. Tie the INLC pin high if this
feature is not required.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
19
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Table 13-3. Synchronous 1x PWM Mode
LOGIC AND HALL INPUTS
GATE-DRIVE OUTPUTS
INHC = 0
INHC = 1
PHASE A
PHASE B PHASE C
STATE
DESCRIPTION
INLA
INHB
INLB
INLA
INHB
INLB
GHA
GLA
GHB
GLB
GHC
GLC
Stop
0
1
1
1
1
0
0
0
0
1
1
0
0
0
1
1
0
1
0
0
1
1
1
0
0
1
0
0
0
1
1
1
0
1
0
1
1
1
0
0
0
1
1
1
0
0
0
1
L
PWM
L
L
!PWM
L
L
L
L
L
Stop
Align
L
H
L
H
Align
1
2
3
4
5
6
PWM
!PWM
L
L
H
H
B → C
A → C
A → B
C → B
C → A
B → A
PWM
PWM
L
!PWM
!PWM
L
L
L
H
L
L
L
L
H
PWM
PWM
L
!PWM
!PWM
L
L
H
L
L
L
H
PWM
!PWM
Table 13-4. Asynchronous 1x PWM Mode 1PWM_COM = 1 (SPI Only)
LOGIC AND HALL INPUTS
GATE-DRIVE OUTPUTS
INHC = 0
INHC = 1
PHASE A
PHASE B PHASE C
STATE
DESCRIPTION
INLA
INHB
INLB
INLA
INHB
INLB
GHA
GLA
L
GHB
GLB
L
GHC
GLC
L
Stop
0
1
1
1
1
0
0
0
0
1
1
0
0
0
1
1
0
1
0
0
1
1
1
0
0
1
0
0
0
1
1
1
0
1
0
1
1
1
0
0
0
1
1
1
0
0
0
1
L
PWM
L
L
L
Stop
Align
L
L
H
L
L
H
H
H
L
Align
1
2
3
4
5
6
L
PWM
L
L
B → C
A → C
A → B
C → B
C → A
B → A
PWM
PWM
L
L
L
L
L
L
L
H
H
L
L
L
PWM
PWM
L
L
L
H
H
L
L
L
PWM
L
L
Figure 13-3 and Figure 13-4 show the different possible configurations in 1x PWM mode.
INHA
MCU_PWM
MCU_GPIO
MCU_GPIO
PWM
INLA
INHB
INLB
INHC
INLC
STATE0
STATE1
STATE2
DIR
BLDC Motor
MCU_GPIO
MCU_GPIO
MCU_GPIO
nBRAKE
Figure 13-3. 1x PWM—Simple Controller
Copyright © 2020 Texas Instruments Incorporated
20
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
INHA
INLA
INHB
INLB
INHC
INLC
MCU_PWM
PWM
H
STATE0
STATE1
STATE2
DIR
H
BLDC Motor
H
MCU_GPIO
MCU_GPIO
nBRAKE
Figure 13-4. 1x PWM—Hall Sensor
13.3.1.1.4 Independent PWM Mode (PWM_MODE = 11b or MODE Pin Tied to DVDD)
In this mode, the corresponding input pin independently controls each high-side and low-side gate driver. This
control mode allows for the external controller to bypass the internal dead-time handshake of the DRV8353M or
to utilize the high-side and low-side drivers to drive separate high-side and low-side loads with each half-bridge.
These types of loads include unidirectional brushed DC motors, solenoids, and low-side and high-side switches.
In this mode, If the system is configured in a half-bridge configuration, shoot-through occurs when the high-side
and low-side MOSFETs are turned on at the same time.
Table 13-5. Independent PWM Mode Truth Table
INLx
INHx
GLx
GHx
0
0
1
1
0
1
0
1
L
L
L
H
H
L
H
H
Because the high-side and low-side VDS overcurrent monitors share the SHx sense line, using both of the
monitors is not possible if both the high-side and low-side gate drivers are being operated independently.
In this case, connect the SHx pin to the high-side driver and disable the VDS overcurrent monitors as shown in
Figure 13-5.
Disable
+
VDS
œ
VM
VDRAIN
VCP
GHx
Load
HS
INHx
SHx
VGLS
INLx
GLx
LS
Load
Gate Driver
Disable
SLx/SPx
+
VDS
œ
Figure 13-5. Independent PWM High-Side and Low-Side Drivers
If the half-bridge is used to implement only a high-side or low-side driver, using the VDS overcurrent monitors is
still possible. Connect the SHx pin as shown in Figure 13-6 or Figure 13-7. The unused gate driver and the
corresponding input can be left disconnected.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
+
VDS
œ
VM
VDRAIN
VCP
HS
GHx
SHx
INHx
INLx
VGLS
LS
GLx
Load
Gate Driver
SLx/SPx
+
VDS
œ
Figure 13-6. Single High-Side Driver
Copyright © 2020 Texas Instruments Incorporated
22
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
+
VDS
œ
VM
VDRAIN
VCP
HS
GHx
SHx
Load
INHx
INLx
VGLS
LS
GLx
Gate Driver
SLx/SPx
+
VDS
œ
Figure 13-7. Single Low-Side Driver
13.3.1.2 Device Interface Modes
The DRV8353M family of devices support two different interface modes (SPI and hardware) to allow the end
application to design for either flexibility or simplicity. The two interface modes share the same four pins, allowing
the different versions to be pin to pin compatible. This allows for application designers to evaluate with one
interface version and potentially switch to another with minimal modifications to their design.
13.3.1.2.1 Serial Peripheral Interface (SPI)
The SPI devices support a serial communication bus that allows for an external controller to send and receive
data with the DRV835x. This allows for the external controller to configure device settings and read detailed fault
information. The interface is a four wire interface utilizing the SCLK, SDI, SDO, and nSCS pins.
•
The SCLK pin is an input which accepts a clock signal to determine when data is captured and propagated
on SDI and SDO.
•
•
The SDI pin is the data input.
The SDO pin is the data output. The SDO pin uses an open-drain structure and requires an external pullup
resistor.
•
The nSCS pin is the chip select input. A logic low signal on this pin enables SPI communication with the
DRV835x.
For more information on the SPI, see the Section 13.5.1 section.
13.3.1.2.2 Hardware Interface
Hardware interface devices convert the four SPI pins into four resistor configurable inputs, GAIN, IDRIVE,
MODE, and VDS. This allows for the application designer to configure the most commonly used device settings
by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor. This removes the requirement
for an SPI bus from the external controller. General fault information can still be obtained through the nFAULT
pin.
•
•
•
•
The GAIN pin configures the current shunt amplifier gain.
The IDRIVE pin configures the gate drive current strength.
The MODE pin configures the PWM control mode.
The VDS pin configures the voltage threshold of the VDS overcurrent monitors.
For more information on the hardware interface, see the Section 13.3.3 section.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
23
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
SCLK
SDI
SPI
Interface
VCC
RPU
SDO
nSCS
Figure 13-8. SPI
Copyright © 2020 Texas Instruments Incorporated
24
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
DVDD
RGAIN
DVDD
GAIN
Hardware
Interface
DVDD
DVDD
IDRIVE
MODE
VDS
DVDD
DVDD
RVDS
Figure 13-9. Hardware Interface
13.3.1.3 Gate Driver Voltage Supplies and Input Supply Configurations
The high-side gate-drive voltage supply is created using a doubler charge pump that operates from the VM and
VDRAIN voltage supply inputs. The charge pump allows the gate driver to correctly bias the high-side MOSFET
gate with respect to the source across a wide input supply voltage range. The charge pump is regulated to keep
a fixed output voltage of VVDRAIN + 10.5 V and supports an average output current of 25 mA. When VVM is less
than 12 V, the charge pump operates in full doubler mode and generates VVCP = 2 × VVM – 1.5 V with respect to
VVDRAIN when unloaded. The charge pump is continuously monitored for undervoltage to prevent under-driven
MOSFET conditions.
The charge pump requires a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VDRAIN and VCP pins to
act as the storage capacitor. Additionally, a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor is required
between the CPH and CPL pins to act as the flying capacitor.
VDRAIN
VDRAIN
1 …F
VCP
CPH
VM
Charge
Pump
Control
47 nF
CPL
Figure 13-10. Charge Pump Architecture
The low-side gate drive voltage is created using a linear regulator that operates from the VM voltage supply
input. The VGLS linear regulator allows the gate driver to correctly bias the low-side MOSFET gate with respect
to ground. The VGLS linear regulator output is fixed at 14.5 V and further regulated to 11-V on the GLx outputs
during operation. The VGLS regulator supports an output current of 25 mA. The VGLS linear regulator is
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
25
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
monitored for undervoltage to prevent under driver MOSFET conditions. The VGLS linear regulator requires a
X5R or X7R, 1-µF, 16-V ceramic capacitor between VGLS and GND.
Since the charge pump output is regulated to VVDRAIN + 10.5 V this allows for VM to be supplied either directly
from the high voltage motor supply (up to 75 V) to support a single supply system or from a low voltage gate
driver power supply derived from a switching or linear regulator to improve the device efficiency or utilize an
externally available power supply. Figure 13-11 and Figure 13-12 show examples of the DRV8353M configured
in either single supply or dual supply configuration.
48-V
Power
Supply
VM
VDRAIN
DRV835x
Power
MOSFETs
Figure 13-11. Single Supply Example
48-V
Power
Supply
48-V to 15-V
DC/DC
VM
VDRAIN
DRV835x
Power
MOSFETs
Figure 13-12. Dual Supply Example
13.3.1.4 Smart Gate Drive Architecture
The DRV8353M gate drivers use an adjustable, complimentary, push-pull topology for both the high-side and
low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates.
Additionally, the gate drivers use a smart gate-drive architecture to provide additional control of the external
power MOSFETs, take additional steps to protect the MOSFETs, and allow for optimal tradeoffs between
efficiency and robustness. This architecture is implemented through two components called IDRIVE and TDRIVE
which are detailed in the Section 13.3.1.4.1 section and Section 13.3.1.4.2 section. Figure 13-13 shows the high-
level functional block diagram of the gate driver.
Copyright © 2020 Texas Instruments Incorporated
26
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
The IDRIVE gate-drive current and TDRIVE gate-drive time should be initially selected based on the parameters
of the external power MOSFET used in the system and the desired rise and fall times (see the Section 14
section).
The high-side gate driver also implements a Zener clamp diode to help protect the external MOSFET gate from
overvoltage conditions in the case of external short-circuit events on the MOSFET.
VCP
INHx
VDRAIN
Control
Inputs
INLx
GHx
SHx
Level
Shifters
150 kꢀ
+
GS œ
V
VGLS
Digital
Core
GLx
Level
Shifters
150 kꢀ
SLx/SPx
+
GS œ
V
Figure 13-13. Gate Driver Block Diagram
13.3.1.4.1 IDRIVE: MOSFET Slew-Rate Control
The IDRIVE component implements adjustable gate-drive current to control the MOSFET VDS slew rates. The
MOSFET VDS slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode
recovery spikes, dV/dt gate turnon leading to shoot-through, and switching voltage transients related to
parasitics in the external half-bridge. IDRIVE operates on the principal that the MOSFET VDS slew rates are
predominately determined by the rate of gate charge (or gate current) delivered during the MOSFET QGD or
Miller charging region. By allowing the gate driver to adjust the gate current, it can effectively control the slew
rate of the external power MOSFETs.
IDRIVE allows the DRV8353M family of devices to dynamically switch between gate drive currents either
through a register setting on SPI devices or the IDRIVE pin on hardware interface devices. The SPI devices
provide 16 IDRIVE settings ranging between 50-mA to 1-A source and 100-mA to 2-A sink. Hardware interface
devices provides 7 IDRIVE settings between the same ranges. The gate drive current setting is delivered to the
gate during the turnon and turnoff of the external power MOSFET for the tDRIVE duration. After the MOSFET
turnon or turnoff, the gate driver switches to a smaller hold IHOLD current to improve the gate driver efficiency.
Additional details on the IDRIVE settings are described in the Section 13.6 section for the SPI devices and in the
Section 13.3.3 section for the hardware interface devices.
13.3.1.4.2 TDRIVE: MOSFET Gate Drive Control
The TDRIVE component is an integrated gate-drive state machine that provides automatic dead time insertion
through switching handshaking, parasitic dV/dt gate turnon prevention, and MOSFET gate-fault detection.
The first component of the TDRIVE state machine is automatic dead-time insertion. Dead time is period of time
between the switching of the external high-side and low-side MOSFETs to make sure that they do not cross
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
27
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
conduct and cause shoot-through. The DRV8353M family of devices use VGS voltage monitors to measure the
MOSFET gate-to-source voltage and determine the correct time to switch instead of relying on a fixed time
value. This feature allows the gate-driver dead time to adjust for variation in the system such a temperature drift
and variation in the MOSFET parameters. An additional digital dead time (tDEAD) can be inserted and is
adjustable through the registers on SPI devices.
The automatic dead-time insertion has a limitation when the gate driver is transitioning from high-side MOSFET
on to low-side MOSFET on when the phase current is coming into the external half-bridge. In this case, the high-
side diode will conduct during the dead-time and hold up the switch-node voltage to VDRAIN. In this case, an
additional delay of approximately 100-200 ns is introduced into the dead-time handshake. This is introduced due
to the need to discharge the voltage present on the internal VGS detection circuit.
The second component focuses on parasitic dV/dt gate turnon prevention. To implement this, the TDRIVE state
machine enables a strong pulldown ISTRONG current on the opposite MOSFET gate whenever a MOSFET is
switching. The strong pulldown last for the TDRIVE duration. This feature helps remove parasitic charge that
couples into the MOSFET gate when the half-bridge switch-node voltage slews rapidly.
The third component implements a gate-fault detection scheme to detect pin-to-pin solder defects, a MOSFET
gate failure, or a MOSFET gate stuck-high or stuck-low voltage condition. This implementation is done with a
pair of VGS gate-to-source voltage monitors for each half-bridge gate driver. When the gate driver receives a
command to change the state of the half-bridge it starts to monitor the gate voltage of the external MOSFET. If at
the end of the tDRIVE period the VGS voltage has not reached the correct threshold the gate driver will report a
fault. To make sure that a false fault is not detected, a tDRIVE time should be selected that is longer than the time
required to charge or discharge the MOSFET gate. The tDRIVE time does not increase the PWM time and will
terminate if another PWM command is received while active. Additional details on the TDRIVE settings are
described in the Section 13.6 section for SPI devices and in the Section 13.3.3 section for hardware interface
devices.
Figure 13-14 shows an example of the TDRIVE state machine in operation.
V
INHx
V
INLx
V
GHx
tDEAD
IHOLD
tDEAD
I
I
t
I
I
HOLD
HOLD
DRIVE
STRONG
I
GHx
I
t
I
HOLD
DRIVE
DRIVE
DRIVE
V
GLx
GLx
tDEAD
tDEAD
IHOLD
I
I
t
I
I
HOLD
HOLD
DRIVE
DRIVE
STRONG
I
I
I
HOLD
DRIVE
t
DRIVE
Figure 13-14. TDRIVE State Machine
Copyright © 2020 Texas Instruments Incorporated
28
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.3.1.4.3 Propagation Delay
The propagation delay time (tpd) is measured as the time between an input logic edge to a detected output
change. This time has three parts consisting of the digital input deglitcher delay, the digital propagation delay,
and the delay through the analog gate drivers.
The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate
drivers. To support multiple control modes and dead time insertion, a small digital delay is added as the input
command propagates through the device. Lastly, the analog gate drivers have a small delay that contributes to
the overall propagation delay of the device.
13.3.1.4.4 MOSFET VDS Monitors
The gate drivers implement adjustable VDS voltage monitors to detect overcurrent or short-circuit conditions on
the external power MOSFETs. When the monitored voltage is greater than the VDS trip point (VVDS_OCP) for
longer than the deglitch time (tOCP), an overcurrent condition is detected and action is taken according to the
device VDS fault mode.
The high-side VDS monitors measure the voltage between the VDRAIN and SHx pins. The low-side VDS monitors
measure the voltage between the SHx and SPx pins. If the current shunt amplifier is unused, tie the SP pins to
the common ground point of the external half-bridges.
For the SPI devices, the low-side VDS monitor reference point can be changed between the SPx and SNx pins if
desired with the LS_REF register setting. This is only for the low-side VDS monitor. The high-side VDS monitor
stays between the VDRAIN and SHx pins.
The VVDS_OCP threshold is programmable between 0.06 V and 2 V on SPI device and between 0.06 V and 1 V
on hardware interface devices. Additional information on the VDS monitor levels are described in the Section
13.6 section for SPI devices and in the Section 13.3.3 section hardware interface device.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
29
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
VDRAIN
VDRAIN
+
V
+
V
V
DSœ
DSœ
V
V
VDS_OCP
GHx
SHx
GLx
+
DSœ
+
DSœ
V
VDS_OCP
SPx
0
1
R
SENSE
SNx
LS_REF
(SPI Only)
Figure 13-15. DRV8353M VDS Monitors
13.3.1.4.5 VDRAIN Sense and Reference Pin
The DRV8353M family of devices provides a separate sense and reference pin for the common point of the high-
side MOSFET drain. This pin is called VDRAIN. This pin allows the sense line for the overcurrent monitors
(VDRAIN) and the power supply (VM) to stay separate and prevent noise on the VDRAIN sense line.
The VDRAIN pin serves as the reference point for the integrated charge pump. This makes sure that the charge
pump reference stays with respect to the power MOSFET supply through voltage transient conditions.
Since the charge pump is referenced to VDRAIN, this also allows for VM to supplied either directed from the
power MOSFET supply (VDRAIN) or from an independent supply. This allows for a configuration where VM can
be supplied from an efficient low voltage supply to increase the device efficiency.
13.3.2 DVDD Linear Voltage Regulator
A 5-V, 10-mA linear regulator is integrated into the DRV8353M family of devices and is available for use by
external circuitry. This regulator can provide the supply voltage for low-current supporting circuitry. The output of
the DVDD regulator should be bypassed near the DVDD pin with a X5R or X7R, 1-µF, 6.3-V ceramic capacitor
routed directly back to the adjacent DGND or GND ground pin.
The DVDD nominal, no-load output voltage is 5 V. When the DVDD load current exceeds 10 mA, the regulator
functions like a constant-current source. The output voltage drops significantly with a current load greater than
10 mA.
VM
REF
+
œ
5 V, 10 mA
DVDD
1 …F
GND/
DGND
Figure 13-16. DVDD Linear Regulator Block Diagram
Use Equation 1 to calculate the power dissipated in the device because of the DVDD linear regulator.
P = VVM - VDVDD ì I
DVDD
(1)
For example, at VVM = 24 V, drawing 20 mA out of DVDD results in a power dissipation as shown in Equation 1.
Copyright © 2020 Texas Instruments Incorporated
30
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
P = 24 V - 3.3 V ì 20 mA = 414 mW
(2)
13.3.3 Pin Diagrams
Figure 13-17 shows the input structure for the logic-level pins, INHx, INLx, ENABLE, nSCS, SCLK, and SDI.
DVDD
STATE
VIH
RESISTANCE
Tied to DVDD
Tied to AGND
INPUT
Logic High
Logic Low
VIL
100 kꢀ
Figure 13-17. Logic-Level Input Pin Structure
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
31
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Figure 13-18 shows the structure of the four level input pins, MODE and GAIN, on hardware interface devices.
The input can be set with an external resistor.
MODE
GAIN
DVDD
STATE
VI4
RESISTANCE
Tied to DVDD
DVDD
Independent 40 V/V
+
50 kꢀ
œ
Hi-Z (>500 kΩ to
AGND)
1x PWM
3x PWM
6x PWM
20V/V
10 V/V
5 V/V
VI3
VI2
VI1
+
84 kꢀ
47 kΩ ±5%
to AGND
œ
Tied to AGND
+
œ
Figure 13-18. Four Level Input Pin Structure
Figure 13-19 shows the structure of the seven level input pins, IDRIVE and VDS, on hardware interface devices.
The input can be set with an external resistor.
IDRIVE
1/2 A
VDS
Disabled
+
œ
STATE
VI7
RESISTANCE
Tied to DVDD
700/1400 mA
450/900 mA
300/600 mA
150/300 mA
100/200 mA
50/100 mA
1 V
0.7 V
0.4 V
0.2 V
0.1 V
0.06 V
+
DVDD
DVDD
œ
18 kꢀ 5%
to DVDD
VI6
VI5
VI4
VI3
VI2
VI1
+
75 kꢀ 5%
to DVDD
73 kꢀ
œ
Hi-Z (>500 kΩ
to AGND)
73 kꢀ
+
75 kꢀ 5%
to AGND
œ
18 kΩ ±5%
to AGND
+
Tied to AGND
œ
+
œ
Figure 13-19. Seven Level Input Pin Structure
Copyright © 2020 Texas Instruments Incorporated
32
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Figure 13-20 shows the structure of the open-drain output pins nFAULT and SDO. The open-drain output
requires an external pullup resistor to function correctly.
DVDD
R
PU
STATE
No Fault
Fault
STATUS
Inactive
Active
OUTPUT
Active
Inactive
Figure 13-20. Open-Drain Output Pin Structure
13.3.4 Low-Side Current-Shunt Amplifiers
The DRV8353M integrate three, high-performance low-side current-shunt amplifiers for current measurements
using low-side shunt resistors in the external half-bridges. Low-side current measurements are commonly used
to implement overcurrent protection, external torque control, or brushless DC commutation with the external
controller. All three amplifiers can be used to sense the current in each of the half-bridge legs or one amplifier
can be used to sense the sum of the half-bridge legs. The current shunt amplifiers include features such as
programmable gain, offset calibration, unidirectional and bidirectional support, and a voltage reference pin
(VREF).
13.3.4.1 Bidirectional Current Sense Operation
The SOx pin on the DRV8353M outputs an analog voltage equal to the voltage across the SPx and SNx pins
multiplied by the gain setting (GCSA). The gain setting is adjustable between four different levels (5 V/V, 10 V/V,
20 V/V, and 40 V/V). Use Equation 1 to calculate the current through the shunt resistor.
VVREF
- VSOx
2
I =
GCSA ì RSENSE
(3)
R2
R3
R4
R5
R6
SOx
REF
I
R1
R1
SPx
SNx
V
CC
œ
R
SENSE
V
+
0.1 …F
R2
R3
R4
R5
½
+
œ
Figure 13-21. Bidirectional Current-Sense Configuration
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
33
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
SO (V)
V
REF
V
/ 2
VREF
V
LINEAR
SP œ SN (V)
Figure 13-22. Bidirectional Current-Sense Output
I
SP
SO
R
AV
SN
SO
VREF
SP œ SN
œ0.3 V
œI × R
V
VREF
œ 0.25 V
V
SO(rangeœ)
V
SO(off)max
/ 2
V
,
OFF
0 V
V
VREF
V
DRIFT
V
SO(off)min
V
SO(range+)
I × R
0.3 V
0.25 V
0 V
Figure 13-23. Bidirectional Current Sense Regions
Copyright © 2020 Texas Instruments Incorporated
34
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.3.4.2 Unidirectional Current Sense Operation (SPI only)
On the DRV8353M SPI devices, use the VREF_DIV bit to remove the VREF divider. In this case the shunt
amplifier operates unidirectionally and SOx outputs an analog voltage equal to the voltage across the SPx and
SNx pins multiplied by the gain setting (GCSA). Use Equation 1 to calculate the current through the shunt resistor.
VVREF - VSOx
GCSA ì RSENSE
I =
(4)
R2
R3
R4
R5
R6
SOx
I
R1
R1
SPx
SNx
œ
R
SENSE
+
V
CC
R2
R3
R4
R5
V
REF
+
0.1 …F
œ
Figure 13-24. Unidirectional Current-Sense Configuration
SO (V)
V
REF
V
œ 0.3 V
VREF
V
LINEAR
SP œ SN (V)
Figure 13-25. Unidirectional Current-Sense Output
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
35
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
I
SP
SN
SO
SO
R
AV
V
REF
V
œ 0.25 V
VREF
V
SO(off)max
SP œ SN
V
,
OFF
0 V
V
œ 0.3 V
VREF
V
DRIFT
V
SO(off)min
V
SO(range)
I × R
0.3 V
0.25 V
0 V
Figure 13-26. Unidirectional Current-Sense Regions
13.3.4.3 Amplifier Calibration Modes
To minimize DC offset and drift over temperature, a DC calibration mode is provided and enabled through the
SPI register (CSA_CAL_X). This option is not available on hardware interface devices. When the calibration
setting is enabled the inputs to the amplifier are shorted and the load is disconnected. DC calibration can be
done at any time, even when the half-bridges are operating. For the best results, do the DC calibration during
the switching OFF period to decrease the potential noise impact to the amplifier. A diagram of the calibration
mode is shown below. When a CSA_CAL_X bit is enabled, the corresponding amplifier goes to the calibration
mode.
RF
ROUT
SOx
RSP
!CAL
!CAL
SP
SN
-
RSENSE
RSN
VREF
+
CAL
CAL
+
RG
-
Figure 13-27. Amplifier Manual Calibration
In addition to the manual calibration method provided on the SPI devices versions, the DRV8353M family of
devices provide an auto calibration feature on both the hardware and SPI device versions in order to minimize
the amplifier input offset after power up and during run time to account for temperature and device variation.
Auto calibration occurs automatically on device power up for both the hardware and SPI device options. The
power up auto calibration starts immediately after the VREF pin crosses the minimum operational VREF voltage.
Copyright © 2020 Texas Instruments Incorporated
36
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
50 us should be allowed for the power up auto calibration routine to complete after the VREF pin voltage crosses
the minimum VREF operational voltage. The auto calibration functions by doing a trim routine of the amplifier to
minimize the amplifier input offset. After this the amplifiers are ready for normal operation.
For the SPI device options, auto calibration can also be done again during run time by enabling the AUTO_CAL
register setting. Auto calibration can then be commanded with the corresponding CSA_CAL_X register setting to
rerun the auto calibration routine. During auto calibration all of the amplifiers will be configured for the max gain
setting in order to improve the accuracy of the calibration routine.
13.3.4.4 MOSFET VDS Sense Mode (SPI Only)
The current-sense amplifiers on the DRV8353M SPI devices can be configured to amplify the voltage across the
external low-side MOSFET VDS. This allows for the external controller to measure the voltage drop across the
MOSFET RDS(on) without the shunt resistor and then calculate the half-bridge current level.
To enable this mode set the CSA_FET bit to 1. The positive input of the amplifier is then internally connected to
the SHx pin with an internal clamp to prevent high voltage on the SHx pin from damaging the sense amplifier
inputs. During this mode of operation, the SPx pins should stay connected to the source of the low-side
MOSFET as it serves as the reference for the low-side gate driver. When the CSA_FET bit is set to 1, the
negative reference for the low-side VDS monitor is automatically set to SNx, regardless of the state of the
LS_REF bit state. This setting is implemented to prevent disabling of the low-side VDS monitor.
If the system operates in MOSFET VDS sensing mode, route the SHx and SNx pins with Kelvin connections
across the drain and source of the external low-side MOSFETs.
VDRAIN
VDRAIN
High-Side
VCP
V
Monitor
DS
+
V
DSœ
GHx
SHx
(SPI only)
CSA_FET = 0
LS_REF = 0
VGLS
Low-Side
V
Monitor
DS
+
V
DSœ
GLx
0
1
10 kꢀ
10 kꢀ
10 kꢀ
SPx
SOx
AV
R
SEN
SNx
GND
Figure 13-28. Resistor Sense Configuration
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
37
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
VDRAIN
VDRAIN
High-Side
VCP
V
DS
Monitor
+
V
DSœ
GHx
SHx
(SPI only)
CSA_FET = 1
LS_REF = X
VGLS
Low-Side
V
Monitor
DS
+
V
GLx
SPx
DSœ
0
1
10 kꢀ
10 kꢀ
10 kꢀ
SOx
AV
SNx
GND
Figure 13-29. VDS Sense Configuration
When operating in MOSFET VDS sense mode, the amplifier is enabled at the end of the tDRIVE time. At this time,
the amplifier input is connected to the SHx pin, and the SOx output is valid. When the low-side MOSFET
receives a signal to turn off, the amplifier inputs, SPx and SNx, are shorted together internally.
13.3.5 Gate Driver Protective Circuits
The DRV8353M family of devices are fully protected against VM undervoltage, charge pump and low-side
regulator undervoltage, MOSFET VDS overcurrent, gate driver shorts, and overtemperature events.
13.3.5.1 VM Supply and VDRAIN Undervoltage Lockout (UVLO)
If at any time the input supply voltage on the VM pin falls below the VVM_UV threshold or voltage on VDRAIN pin
falls below the VVDR_UV, all of the external MOSFETs are disabled, the charge pump is disabled, and the
nFAULT pin is driven low. The FAULT and UVLO bits are also latched high in the registers on SPI devices.
Normal operation continues (gate driver operation and the nFAULT pin is released) when the undervoltage
condition is removed. The UVLO bit stays set until cleared through the CLR_FLT bit or an ENABLE pin reset
pulse (tRST).
VM supply or VDRAIN undervoltage may also lead to VCP charge pump or VGLS regulator undervoltage
conditions to report. This behavior is expected because the VCP and VGLS supply voltages are dependent on
VM and VDRAIN pin voltages.
13.3.5.2 VCP Charge-Pump and VGLS Regulator Undervoltage Lockout (GDUV)
If at any time the voltage on the VCP pin (charge pump) falls below the VVCP_UV threshold or voltage on the
VGLS pin falls below the VVGLS_UV threshold, all of the external MOSFETs are disabled and the nFAULT pin is
driven low. The FAULT and GDUV bits are also latched high in the registers on SPI devices. Normal operation
continues (gate-driver operation and the nFAULT pin is released) when the undervoltage condition is removed.
Copyright © 2020 Texas Instruments Incorporated
38
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
The GDUV bit stays set until cleared through the CLR_FLT bit or an ENABLE pin reset pulse (tRST). Setting the
DIS_GDUV bit high on the SPI devices disables this protection feature. On hardware interface devices, the
GDUV protection is always enabled.
13.3.5.3 MOSFET VDS Overcurrent Protection (VDS_OCP)
A MOSFET overcurrent event is sensed by monitoring the VDS voltage drop across the external MOSFET
RDS(on). If the voltage across an enabled MOSFET exceeds the VVDS_OCP threshold for longer than the tOCP_DEG
deglitch time, a VDS_OCP event is recognized and action is done according to the OCP_MODE. On hardware
interface devices, the VVDS_OCP threshold is set with the VDS pin, the tOCP_DEG is fixed at 4 µs, and the
OCP_MODE is configured for 8-ms automatic retry but can be disabled by tying the VDS pin to DVDD. On SPI
devices, the VVDS_OCP threshold is set through the VDS_LVL SPI register, the tOCP_DEG is set through the
OCP_DEG SPI register, and the OCP_MODE bit can operate in four different modes: VDS latched shutdown,
VDS automatic retry, VDS report only, and VDS disabled.
The MOSFET VDS overcurrent protection operates in cycle-by-cycle (CBC) mode by default. This can be
disabled on SPI device variants through the SPI registers. When in cycle-by-cycle (CBC) mode a new rising
edge on the PWM inputs will clear an existing overcurrent fault.
Additionally, on SPI devices the OCP_ACT register setting can be set to change the VDS_OCP overcurrent
response between linked and individual shutdown modes. When OCP_ACT is 0, a VDS_OCP fault will only
effect the half-bridge in which it occurred. When OCP_ACT is 1, all three half-bridges will respond to a
VDS_OCP fault on any of the other half-bridges. OCP_ACT defaults to 0, individual shutdown mode.
13.3.5.3.1 VDS Latched Shutdown (OCP_MODE = 00b)
After a VDS_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low.
The FAULT, VDS_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal
operation continues (gate driver operation and the nFAULT pin is released) when the VDS_OCP condition is
removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (tRST).
13.3.5.3.2 VDS Automatic Retry (OCP_MODE = 01b)
After a VDS_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low.
The FAULT, VDS_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal
operation continues automatically (gate driver operation and the nFAULT pin is released) after the tRETRY time
elapses. The FAULT, VDS_OCP, and MOSFET OCP bits stay latched until the tRETRY period expires.
13.3.5.3.3 VDS Report Only (OCP_MODE = 10b)
No protective action occurs after a VDS_OCP event in this mode. The overcurrent event is reported by driving
the nFAULT pin low and latching the FAULT, VDS_OCP, and corresponding MOSFET OCP bits high in the SPI
registers. The gate drivers continue to operate as normal. The external controller manages the overcurrent
condition by acting appropriately. The reporting clears (nFAULT pin is released) when the VDS_OCP condition is
removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (tRST).
13.3.5.3.4 VDS Disabled (OCP_MODE = 11b)
No action occurs after a VDS_OCP event in this mode.
13.3.5.4 VSENSE Overcurrent Protection (SEN_OCP)
Half-bridge overcurrent is also monitored by sensing the voltage drop across the external current-sense resistor
with the SP pin. If at any time, the voltage on the SP input of the current-sense amplifier exceeds the VSEN_OCP
threshold for longer than the tOCP_DEG deglitch time, a SEN_OCP event is recognized and action is done
according to the OCP_MODE. On hardware interface devices, the VSENSE threshold is fixed at 1 V, tOCP_DEG is
fixed at 4 µs, and the OCP_MODE for VSENSE is fixed for 8-ms automatic retry. On SPI devices, the VSENSE
threshold is set through the SEN_LVL SPI register, the tOCP_DEG is set through the OCP_DEG SPI register, and
the OCP_MODE bit can operate in four different modes: VSENSE latched shutdown, VSENSE automatic retry,
VSENSE report only, and VSENSE disabled.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
39
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
The VSENSE overcurrent protection operates in cycle-by-cycle (CBC) mode by default. This can be disabled on
SPI device variants through the SPI registers. When in cycle-by-cycle (CBC) mode a new rising edge on the
PWM inputs will clear an existing overcurrent fault.
Additionally, on SPI devices the OCP_ACT register setting can be set to change the SEN_OCP overcurrent
response between linked and individual shutdown modes. When OCP_ACT is 0, a SEN_OCP fault will only
effect the half-bridge in which it occurred. When OCP_ACT is 1, all three half-bridges will respond to a
SEN_OCP fault on any of the other half-bridges. OCP_ACT defaults to 0, individual shutdown mode.
13.3.5.4.1 VSENSE Latched Shutdown (OCP_MODE = 00b)
After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low.
The FAULT and SEN_OCP bits are latched high in the SPI registers. Normal operation continues (gate driver
operation and the nFAULT pin is released) when the SEN_OCP condition is removed and a clear faults
command is issued either through the CLR_FLT bit or an ENABLE reset pulse (tRST).
13.3.5.4.2 VSENSE Automatic Retry (OCP_MODE = 01b)
After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low.
The FAULT, SEN_OCP, and corresponding sense OCP bits are latched high in the SPI registers. Normal
operation continues automatically (gate driver operation and the nFAULT pin is released) after the tRETRY time
elapses. The FAULT , SEN_OCP, and sense OCP bits stay latched until the tRETRY period expires.
13.3.5.4.3 VSENSE Report Only (OCP_MODE = 10b)
No protective action occurs after a SEN_OCP event in this mode. The overcurrent event is reported by driving
the nFAULT pin low and latching the FAULT and SEN_OCP bits high in the SPI registers. The gate drivers
continue to operate. The external controller manages the overcurrent condition by acting appropriately. The
reporting clears (nFAULT released) when the SEN_OCP condition is removed and a clear faults command is
issued either through the CLR_FLT bit or an ENABLE reset pulse (tRST).
13.3.5.4.4 VSENSE Disabled (OCP_MODE = 11b or DIS_SEN = 1b)
No action occurs after a SEN_OCP event in this mode. The SEN_OCP bit can be disabled independently of the
VDS_OCP bit by using the DIS_SEN SPI register.
13.3.5.5 Gate Driver Fault (GDF)
The GHx and GLx pins are monitored such that if the voltage on the external MOSFET gate does not increase or
decrease after the tDRIVE time, a gate driver fault is detected. This fault may be encountered if the GHx or GLx
pins are shorted to the PGND, SHx, or VM pins. Additionally, a gate driver fault may be encountered if the
selected IDRIVE setting is not sufficient to turn on the external MOSFET within the tDRIVE period. After a gate drive
fault is detected, all external MOSFETs are disabled and the nFAULT pin driven low. In addition, the FAULT,
GDF, and corresponding VGS bits are latched high in the SPI registers. Normal operation continues (gate driver
operation and the nFAULT pin is released) when the gate driver fault condition is removed and a clear faults
command is issued either through the CLR_FLT bit or an ENABLE reset pulse (tRST). On SPI devices, setting the
DIS_GDF_UVLO bit high disables this protection feature.
Gate driver faults can indicate that the selected IDRIVE or tDRIVE settings are too low to slew the external
MOSFET in the desired time. Increasing either the IDRIVE or tDRIVE setting can resolve gate driver faults in these
cases. Alternatively, if a gate-to-source short occurs on the external MOSFET, a gate driver fault is reported
because of the MOSFET gate not turning on.
13.3.5.6 Overcurrent Soft Shutdown (OCP Soft)
In the case of a MOSFET VDS or VSENSE overcurrent fault the driver uses a special shutdown sequence to
protect the driver and MOSFETs from large voltage switching transients. These large voltage transients can be
created when rapidly switching off the external MOSFETs when a large drain to source current is present, such
as during an overcurrent event.
To mitigate this issue, the DRV8353M family of devices reduce the IDRIVEN pull down current setting for both the
high-side and low-side gate drivers during the MOSFET turn off in response to the fault event. If the programmed
Copyright © 2020 Texas Instruments Incorporated
40
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
IDRIVEN value is less than 1100 mA, the IDRIVEN value is set to the minimum IDRIVEN setting. If the programmed
IDRIVEN value is greater than or equal to 1100mA, the IDRIVEN value is reduced by seven code settings.
13.3.5.7 Thermal Warning (OTW)
If the die temperature exceeds the trip point of the thermal warning (TOTW), the OTW bit is set in the registers of
SPI devices. The device does no additional action and continues to function. When the die temperature falls
below the hysteresis point of the thermal warning, the OTW bit clears automatically. The OTW bit can also be
configured to report on the nFAULT pin and FAULT bit by setting the OTW_REP bit to 1 through the SPI
registers.
13.3.5.8 Thermal Shutdown (OTSD)
If the die temperature exceeds the trip point of the thermal shutdown limit (TOTSD), all the external MOSFETs are
disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and TSD bits
are latched high. Normal operation continues (gate driver operation and the nFAULT pin is released) when the
overtemperature condition is removed. The TSD bit stays latched high indicating that a thermal event occurred
until a clear fault command is issued either through the CLR_FLT bit or an ENABLE reset pulse (tRST). This
protection feature cannot be disabled.
13.3.5.9 Fault Response Table
Table 13-6. Fault Action and Response
FAULT
CONDITION
CONFIGURATION
REPORT
GATE DRIVER
RECOVERY
VM Undervoltage
(VM_UV)
Automatic:
VVM > VVM_UV
VVM < VVM_UV
—
nFAULT
Hi-Z
VDRAIN Undervoltage
(VDR_UV)
Automatic:
VVM > VVDR_UV
VVDRAIN < VVDR_UV
—
nFAULT
Hi-Z
DIS_GDUV = 0b
DIS_GDUV = 1b
DIS_GDUV = 0b
DIS_GDUV = 1b
nFAULT
None
Hi-Z
Active
Hi-Z
Charge Pump Undervoltage
(VCP_UV)
Automatic:
VVCP > VVCP_UV
VVCP < VVCP_UV
nFAULT
None
VGLS Regulator Undervoltage
(VGLS_UV)
Automatic:
VVGLS > VVGLS_UV
VVGLS < VVGLS_UV
Active
Latched:
CLR_FLT, ENABLE Pulse
OCP_MODE = 00b
OCP_MODE = 01b
nFAULT
nFAULT
Hi-Z
Hi-Z
Retry:
tRETRY
VDS Overcurrent
(VDS_OCP)
VDS > VVDS_OCP
OCP_MODE = 10b
OCP_MODE = 11b
nFAULT
None
Active
Active
No action
No action
Latched:
CLR_FLT, ENABLE Pulse
OCP_MODE = 00b
nFAULT
Hi-Z
Retry:
tRETRY
OCP_MODE = 01b
OCP_MODE = 10b
nFAULT
nFAULT
None
Hi-Z
VSENSE Overcurrent
(SEN_OCP)
VSP > VSEN_OCP
Active
Active
No action
No action
OCP_MODE = 11b or
DIS_SEN = 1b
Latched:
CLR_FLT, ENABLE Pulse
DIS_GDF = 0b
DIS_GDF = 1b
OTW_REP = 1b
OTW_REP = 0b
—
nFAULT
None
Hi-Z
Active
Active
Active
Hi-Z
Gate Driver Fault
(GDF)
VGS Stuck > tDRIVE
No action
Automatic:
TJ < TOTW – THYS
nFAULT
None
Thermal Warning
(OTW)
TJ > TOTW
No action
Thermal Shutdown
(OTSD)
Automatic:
TJ < TOTSD – THYS
TJ > TOTSD
nFAULT
13.4 Device Functional Modes
13.4.1 Gate Driver Functional Modes
13.4.1.1 Sleep Mode
The ENABLE pin manages the state of the DRV8353M family of devices. When the ENABLE pin is low, the
device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, all external MOSFETs are
disabled, the VCP charge pump and VGLS regulator are disabled, the DVDD regulator is disabled, the sense
amplifiers are disabled, and the SPI bus is disabled. In sleep mode all the device registers will reset to their
default values. The tSLEEP time must elapse after a falling edge on the ENABLE pin before the device goes to
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
41
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
sleep mode. The device comes out of sleep mode automatically if the ENABLE pin is pulled high. The tWAKE time
must elapse before the device is ready for inputs.
In sleep mode and when VVM < VUVLO, all external MOSFETs are disabled. The high-side gate pins, GHx, are
pulled to the SHx pin by an internal resistor and the low-side gate pins, GLx, are pulled to the PGND pin by an
internal resistor.
13.4.1.2 Operating Mode
When the ENABLE pin is high and VVM > VUVLO, the device goes to operating mode. The tWAKE time must
elapse before the device is ready for inputs. In this mode the charge pump, low-side gate regulator, DVDD
regulator, and SPI bus are active
13.4.1.3 Fault Reset (CLR_FLT or ENABLE Reset Pulse)
In the case of device latched faults, the DRV8353M family of devices goes to a partial shutdown state to help
protect the external power MOSFETs and system.
When the fault condition has been removed the device can reenter the operating state by either setting the
CLR_FLT SPI bit on SPI devices or issuing a result pulse to the ENABLE pin on either interface variant. The
ENABLE reset pulse (tRST) consists of a high-to-low-to-high transition on the ENABLE pin. The low period of the
sequence should fall with the tRST time window or else the device will start the complete shutdown sequence.
The reset pulse has no effect on any of the regulators, device settings, or other functional blocks
13.5 Programming
This section applies only to the DRV8353M SPI devices.
13.5.1 SPI Communication
13.5.1.1 SPI
On DRV8353M SPI devices, an SPI bus is used to set device configurations, operating parameters, and read out
diagnostic information. The SPI operates in slave mode and connects to a master controller. The SPI input data
(SDI) word consists of a 16 bit word, with a 5 bit command and 11 bits of data. The SPI output data (SDO) word
consists of 11-bit register data. The first 5 bits are don’t care bits.
A valid frame must meet the following conditions:
•
•
•
The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
The nSCS pin should be pulled high for at least 400 ns between words.
When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is set
Hi-Z.
•
•
•
•
•
Data is captured on the falling edge of SCLK and data is propagated on the rising edge of SCLK.
The most significant bit (MSB) is shifted in and out first.
A full 16 SCLK cycles must occur for transaction to be valid.
If the data word sent to the SDI pin is not 16 bits, a frame error occurs and the data word is ignored.
For a write command, the existing data in the register being written to is shifted out on the SDO pin following
the 5 bit command data.
•
The SDO pin is an open-drain output and requires an external pullup resistor.
13.5.1.1.1 SPI Format
The SDI input data word is 16 bits long and consists of the following format:
•
•
•
1 read or write bit, W (bit B15)
4 address bits, A (bits B14 through B11)
11 data bits, D (bits B11 through B0)
Set the read/write bit (W0, B15) to 0b for a write command. Set the read/write bit (W0, B15) to 1b for a read
command.
Copyright © 2020 Texas Instruments Incorporated
42
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
The SDO output data word is 16 bits long and the first 5 bits are don't care bits. The response word is the data
currently in the register being accessed.
Table 13-7. SDI Input Data Word Format
R/W
B15
W0
ADDRESS
DATA
B14
A3
B13
A2
B12
A1
B11
A0
B10
D10
B9
D9
B8
D8
B7
D7
B6
D6
B5
B4
D4
B3
D3
B2
D2
B1
D1
B0
D0
D5
Table 13-8. SDO Output Data Word Format
DON'T CARE BITS
DATA
B15
X
B14
X
B13
X
B12
X
B11
X
B10
D10
B9
D9
B8
D8
B7
D7
B6
D6
B5
D5
B4
D4
B3
D3
B2
D2
B1
D1
B0
D0
nSCS
SCLK
SDI
X
Z
MSB
LSB
LSB
X
Z
MSB
SDO
Capture
Point
Propagate
Point
Figure 13-30. SPI Slave Timing Diagram
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
43
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6 Register Maps
This section applies only to the DRV8353M SPI devices.
Note
Do not modify reserved registers or addresses not listed in the register maps (). Writing to these registers may have unintended effects. For all
reserved bits, the default value is 0. To help prevent erroneous SPI writes from the master controller, set the LOCK bits to lock the SPI
registers.
Table 13-9. Register Map
Name
10
9
8
7
6
5
4
3
2
1
0
Type
R
Address
0h
Fault Status 1
VGS Status 2
Driver Control
Gate Drive HS
Gate Drive LS
OCP Control
CSA Control
Reserved
FAULT
VDS_OCP
SB_OC
GDF
UVLO
OTSD
GDUV
VDS_HA
VGS_HA
VDS_LA
VGS_LA
1PWM_COM
VDS_HB
VGS_HB
1PWM_DIR
VDS_LB
VGS_LB
COAST
VDS_HC
VGS_HC
BRAKE
VDS_LC
VGS_LC
CLR_FLT
SA_OC
OCP_ACT
SC_OC
DIS_GDF
OTW
R
1h
DIS_GDUV
LOCK
OTW_REP
PWM_MODE
RW
RW
RW
RW
RW
RW
2h
IDRIVEP_HS
IDRIVEP_LS
IDRIVEN_HS
3h
CBC
TDRIVE
DEAD_TIME
VREF_DIV LS_REF
IDRIVEN_LS
VDS_LVL
4h
TRETRY
CSA_FET
OCP_MODE
CSA_GAIN
OCP_DEG
DIS_SEN CSA_CAL_A
Reserved
5h
CSA_CAL_B
CSA_CAL_C
SEN_LVL
CAL_MODE
6h
7h
Copyright © 2020 Texas Instruments Incorporated
44
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.1 Status Registers
The status registers are used to reporting warning and fault conditions. The status registers are read-only
registers
Complex bit access types are encoded to fit into small table cells. Table 13-10 shows the codes that are used for
access types in this section.
Table 13-10. Status Registers Access Type Codes
Access Type Code
Description
Read Type
R
R
Read
Reset or Default Value
-n
Value after reset or the default value
13.6.1.1 Fault Status Register 1 (address = 0x00h)
The fault status register 1 is shown in Figure 13-31 and described in Table 13-11.
Register access type: Read only
Figure 13-31. Fault Status Register 1
10
9
8
7
6
5
4
3
2
1
0
FAULT
R-0b
VDS_OCP
R-0b
GDF
R-0b
UVLO
R-0b
OTSD
R-0b
VDS_HA
R-0b
VDS_LA
R-0b
VDS_HB
R-0b
VDS_LB
R-0b
VDS_HC
R-0b
VDS_LC
R-0b
Table 13-11. Fault Status Register 1 Field Descriptions
Bit
Field
Type
Default
Description
10
FAULT
R
0b
Logic OR of FAULT status registers. Mirrors nFAULT pin.
Indicates VDS monitor overcurrent fault condition
Indicates gate drive fault condition
9
8
7
6
5
4
3
2
1
0
VDS_OCP
GDF
R
R
R
R
R
R
R
R
R
R
0b
0b
0b
0b
0b
0b
0b
0b
0b
0b
UVLO
Indicates undervoltage lockout fault condition
OTSD
Indicates overtemperature shutdown
VDS_HA
VDS_LA
VDS_HB
VDS_LB
VDS_HC
VDS_LC
Indicates VDS overcurrent fault on the A high-side MOSFET
Indicates VDS overcurrent fault on the A low-side MOSFET
Indicates VDS overcurrent fault on the B high-side MOSFET
Indicates VDS overcurrent fault on the B low-side MOSFET
Indicates VDS overcurrent fault on the C high-side MOSFET
Indicates VDS overcurrent fault on the C low-side MOSFET
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
45
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.1.2 Fault Status Register 2 (address = 0x01h)
The fault status register 2 is shown in Figure 13-32 and described in Table 13-12.
Register access type: Read only
Figure 13-32. Fault Status Register 2
10
9
8
7
6
5
4
3
2
1
0
SA_OC
R-0b
SB_OC
R-0b
SC_OC
R-0b
OTW
R-0b
GDUV
R-0b
VGS_HA
R-0b
VGS_LA
R-0b
VGS_HB
R-0b
VGS_LB
R-0b
VGS_HC
R-0b
VGS_LC
R-0b
Table 13-12. Fault Status Register 2 Field Descriptions
Bit
Field
Type
Default
Description
10
SA_OC
SB_OC
SC_OC
OTW
R
0b
Indicates overcurrent on phase A sense amplifier
Indicates overcurrent on phase B sense amplifier
Indicates overcurrent on phase C sense amplifier
Indicates overtemperature warning
9
8
7
6
R
R
R
R
0b
0b
0b
0b
GDUV
Indicates VCP charge pump and/or VGLS undervoltage fault
condition
5
4
3
2
1
0
VGS_HA
VGS_LA
VGS_HB
VGS_LB
VGS_HC
VGS_LC
R
R
R
R
R
R
0b
0b
0b
0b
0b
0b
Indicates gate drive fault on the A high-side MOSFET
Indicates gate drive fault on the A low-side MOSFET
Indicates gate drive fault on the B high-side MOSFET
Indicates gate drive fault on the B low-side MOSFET
Indicates gate drive fault on the C high-side MOSFET
Indicates gate drive fault on the C low-side MOSFET
Copyright © 2020 Texas Instruments Incorporated
46
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.2 Control Registers
The control registers are used to configure the device. The control registers are read and write capable
Complex bit access types are encoded to fit into small table cells. Table 13-13 shows the codes that are used for
access types in this section.
Table 13-13. Control Registers Access Type Codes
Access Type Code
Description
Read Type
R
R
Read
Write Type
W
W
Write
Reset or Default Value
-n
Value after reset or the default value
13.6.2.1 Driver Control Register (address = 0x02h)
The driver control register is shown in Figure 13-33 and described in Table 13-14.
Register access type: Read/Write
Figure 13-33. Driver Control Register
10
9
8
7
6
5
4
3
2
1
0
DIS
_GDUV
DIS
_GDF
OTW
_REP
1PWM
_COM
1PWM
_DIR
CLR
_FLT
OCP _ACT
R/W-0b
PWM_MODE
R/W-00b
COAST
R/W-0b
BRAKE
R/W-0b
R/W-0b
R/W-0b
R/W-0b
R/W-0b
R/W-0b
R/W-0b
Table 13-14. Driver Control Field Descriptions
Bit
Field
Type
Default
Description
10
OCP_ACT
R/W
0b
0b = Associated half-bridge is shutdown in response to
VDS_OCP and SEN_OCP
1b = All three half-bridges are shutdown in response to
VDS_OCP and SEN_OCP
9
8
DIS_GDUV
DIS_GDF
R/W
R/W
R/W
R/W
0b
0b =VCP and VGLS undervoltage lockout fault is enabled
1b = VCP and VGLS undervoltage lockout fault is disabled
0b
0b = Gate drive fault is enabled
1b = Gate drive fault is disabled
7
OTW_REP
PWM_MODE
0b
0b = OTW is not reported on nFAULT or the FAULT bit
1b = OTW is reported on nFAULT and the FAULT bit
6-5
00b
00b = 6x PWM Mode
01b = 3x PWM mode
10b = 1x PWM mode
11b = Independent PWM mode
4
1PWM_COM
R/W
0b
0b = 1x PWM mode uses synchronous rectification
1b = 1x PWM mode uses asynchronous rectification
3
2
1
1PWM_DIR
COAST
R/W
R/W
R/W
0b
0b
0b
In 1x PWM mode this bit is ORed with the INHC (DIR) input
Write a 1 to this bit to put all MOSFETs in the Hi-Z state
BRAKE
Write a 1 to this bit to turn on all three low-side MOSFETs
This bit is ORed with the INLC (BRAKE) input in 1x PWM mode.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
47
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Table 13-14. Driver Control Field Descriptions (continued)
Bit
Field
Type
Default
Description
0
CLR_FLT
R/W
0b
Write a 1 to this bit to clear latched fault bits.
This bit automatically resets after being writen.
Copyright © 2020 Texas Instruments Incorporated
48
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.2.2 Gate Drive HS Register (address = 0x03h)
The gate drive HS register is shown in Figure 13-34 and described in Table 13-15.
Register access type: Read/Write
Figure 13-34. Gate Drive HS Register
10
9
8
7
6
5
4
3
2
1
0
LOCK
IDRIVEP_HS
R/W-1111b
IDRIVEn_HS
R/W-1111b
R/W-011b
Table 13-15. Gate Drive HS Field Descriptions
Bit
Field
Type
Default
Description
10-8
LOCK
R/W
011b
Write 110b to lock the settings by ignoring further register writes
except to these bits and address 0x02h bits 0-2.
Writing any sequence other than 110b has no effect when
unlocked.
Write 011b to this register to unlock all registers.
Writing any sequence other than 011b has no effect when
locked.
7-4
IDRIVEP_HS
R/W
1111b
0000b = 50 mA
0001b = 50 mA
0010b = 100 mA
0011b = 150 mA
0100b = 300 mA
0101b = 350 mA
0110b = 400 mA
0111b = 450 mA
1000b = 550 mA
1001b = 600 mA
1010b = 650 mA
1011b = 700 mA
1100b = 850 mA
1101b = 900 mA
1110b = 950 mA
1111b = 1000 mA
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
49
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Table 13-15. Gate Drive HS Field Descriptions (continued)
Bit
Field
Type
Default
Description
3-0
IDRIVEN_HS
R/W
1111b
0000b = 100 mA
0001b = 100 mA
0010b = 200 mA
0011b = 300 mA
0100b = 600 mA
0101b = 700 mA
0110b = 800 mA
0111b = 900 mA
1000b = 1100 mA
1001b = 1200 mA
1010b = 1300 mA
1011b = 1400 mA
1100b = 1700 mA
1101b = 1800 mA
1110b = 1900 mA
1111b = 2000 mA
Copyright © 2020 Texas Instruments Incorporated
50
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.2.3 Gate Drive LS Register (address = 0x04h)
The gate drive LS register is shown in Figure 13-35 and described in Table 13-16.
Register access type: Read/Write
Figure 13-35. Gate Drive LS Register
10
9
8
7
6
5
4
3
2
1
0
CBC
TDRIVE
R/W-11b
IDRIVEP_LS
R/W-1111b
IDRIVEN_LS
R/W-1111b
R/W-1b
Table 13-16. Gate Drive LS Register Field Descriptions
Bit
Field
Type
Default
Description
10
CBC
R/W
1b
Active only when OCP_MODE = 01b
0b = For VDS_OCP and SEN_OCP, the fault is cleared after
tRETRY
1b = For VDS_OCP and SEN_OCP, the fault is cleared when
a new PWM input is given or after tRETRY
9-8
7-4
TDRIVE
R/W
R/W
11b
00b = 500-ns peak gate-current drive time
01b = 1000-ns peak gate-current drive time
10b = 2000-ns peak gate-current drive time
11b = 4000-ns peak gate-current drive time
IDRIVEP_LS
1111b
0000b = 50 mA
0001b = 50 mA
0010b = 100 mA
0011b = 150 mA
0100b = 300 mA
0101b = 350 mA
0110b = 400 mA
0111b = 450 mA
1000b = 550 mA
1001b = 600 mA
1010b = 650 mA
1011b = 700 mA
1100b = 850 mA
1101b = 900 mA
1110b = 950 mA
1111b = 1000 mA
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
51
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Table 13-16. Gate Drive LS Register Field Descriptions (continued)
Bit
Field
Type
Default
Description
3-0
IDRIVEN_LS
R/W
1111b
0000b = 100 mA
0001b = 100 mA
0010b = 200 mA
0011b = 300 mA
0100b = 600 mA
0101b = 700 mA
0110b = 800 mA
0111b = 900 mA
1000b = 1100 mA
1001b = 1200 mA
1010b = 1300 mA
1011b = 1400 mA
1100b = 1700 mA
1101b = 1800 mA
1110b = 1900 mA
1111b = 2000 mA
Copyright © 2020 Texas Instruments Incorporated
52
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.2.4 OCP Control Register (address = 0x05h)
The OCP control register is shown in Figure 13-36 and described in Table 13-17.
Register access type: Read/Write
Figure 13-36. OCP Control Register
10
9
8
7
6
5
4
3
2
1
0
TRETRY
R/W-0b
DEAD_TIME
R/W-01b
OCP_MODE
R/W-01b
OCP_DEG
R/W-01b
VDS_LVL
R/W-1101b
Table 13-17. OCP Control Field Descriptions
Bit
Field
Type
Default
Description
10
TRETRY
R/W
0b
0b = VDS_OCP and SEN_OCP retry time is 8 ms
1b = VDS_OCP and SEN_OCP retry time is 50 µs
9-8
7-6
5-4
3-0
DEAD_TIME
R/W
R/W
R/W
R/W
01b
00b = 50-ns dead time
01b = 100-ns dead time
10b = 200-ns dead time
11b = 400-ns dead time
OCP_MODE
OCP_DEG
VDS_LVL
01b
00b = Overcurrent causes a latched fault
01b = Overcurrent causes an automatic retrying fault
10b = Overcurrent is report only but no action is taken
11b = Overcurrent is not reported and no action is taken
10b
00b = Overcurrent deglitch of 1 µs
01b = Overcurrent deglitch of 2 µs
10b = Overcurrent deglitch of 4 µs
11b = Overcurrent deglitch of 8 µs
1001b
0000b = 0.06 V
0001b = 0.07 V
0010b = 0.08 V
0011b = 0.09 V
0100b = 0.1 V
0101b = 0.2 V
0110b = 0.3 V
0111b = 0.4 V
1000b = 0.5 V
1001b = 0.6 V
1010b = 0.7 V
1011b = 0.8 V
1100b = 0.9 V
1101b = 1 V
1110b = 1.5 V
1111b = 2 V
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
53
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.2.5 CSA Control Register (address = 0x06h)
The CSA control register is shown in Figure 13-37 and described in Table 13-18.
Register access type: Read/Write.
Figure 13-37. CSA Control Register
10
9
8
7
6
5
4
3
2
1
0
CSA
_FET
VREF
_DIV
LS
_REF
CSA
_GAIN
DIS
_SEN
CSA
_CAL_A
CSA
_CAL_B
CSA
_CAL_C
SEN
_LVL
R/W-0b
R/W-1b
R/W-0b
R/W-10b
R/W-0b
R/W-0b
R/W-0b
R/W-0b
R/W-11b
Table 13-18. CSA Control Field Descriptions
Bit
Field
Type
Default
Description
10
CSA_FET
VREF_DIV
LS_REF
R/W
0b
0b = Sense amplifier positive input is SPx
1b = Sense amplifier positive input is SHx (also automatically
sets the LS_REF bit to 1)
9
8
R/W
R/W
1b
0b
0b = Sense amplifier reference voltage is VREF (unidirectional
mode)
1b = Sense amplifier reference voltage is VREF divided by 2
0b = VDS_OCP for the low-side MOSFET is measured
across SHx to SPx
1b = VDS_OCP for the low-side MOSFET is measured across
SHx to SNx
7-6
CSA_GAIN
R/W
10b
00b = 5-V/V shunt amplifier gain
01b = 10-V/V shunt amplifier gain
10b = 20-V/V shunt amplifier gain
11b = 40-V/V shunt amplifier gain
5
4
DIS_SEN
R/W
R/W
R/W
R/W
R/W
0b
0b
0b
0b
11b
0b = Sense overcurrent fault is enabled
1b = Sense overcurrent fault is disabled
CSA_CAL_A
CSA_CAL_B
CSA_CAL_C
SEN_LVL
0b = Normal sense amplifier A operation
1b = Short inputs to sense amplifier A for offset calibration
3
0b = Normal sense amplifier B operation
1b = Short inputs to sense amplifier B for offset calibration
2
0b = Normal sense amplifier C operation
1b = Short inputs to sense amplifier C for offset calibration
1-0
00b = Sense OCP 0.25 V
01b = Sense OCP 0.5 V
10b = Sense OCP 0.75 V
11b = Sense OCP 1 V
Copyright © 2020 Texas Instruments Incorporated
54
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13.6.2.6 Driver Configuration Register (address = 0x07h)
The driver configuration register is shown in Figure 13-38 and described in Table 13-19.
Register access type: Read/Write
Figure 13-38. Driver Configuration Register
10
9
8
7
6
5
4
3
2
1
0
CAL
_MODE
Reserved
R/W-000 0000 000b
R/W-0b
Table 13-19. Driver Configuration Field Descriptions
Bit
Field
Type
Default
Description
10-1
Reserved
R/W
000 0000
000b
Reserved
0
CAL_MODE
R/W
0b
0b = Amplifier calibration operates in manual mode
1b = Amplifier calibration uses internal auto calibration routine
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
55
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
14 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes. Customers should validate and test their design
implementation to confirm system functionality.
14.1 Application Information
The DRV8353M family of devices are primarily used in three-phase brushless DC motor control applications.
The design procedures in the Section 14.2 section highlight how to use and configure the DRV8353M family of
devices.
14.2 Typical Application
14.2.1 Primary Application
The DRV8353M is shown being used for a single supply, three-phase BLDC motor drive with individual half-
bridge current sense in this application example.
Copyright © 2020 Texas Instruments Incorporated
56
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
1 …F
1 …F
1
2
30
29
28
27
26
25
24
23
22
21
CPL
nSCS
SCLK
SDI
47 nF
CPH
VM
VM
3.3V
1 kꢀ
3
3.3V
10 kꢀ
0.1 …F
1 …F
4
VDRAIN
VCP
GHA
SHA
GLA
SPA
SNA
SDO
5
nFAULT
AGND
VREF
SOA
Thermal
Pad
6
GHA
SHA
GLA
SPA
SNA
3.3V
1 …F
7
8
9
SOB
10
SOC
VM
CBULK
VM
VM
VM
VM
CBULK
CBYP
CBYP
CBYP
GHA
GHB
SHB
GHC
SHC
SHA
MOTA
MOTB
MOTC
GLA
SPA
GLB
SPB
GLC
SPC
R
R
R
SENC
SENA
SENB
SNA
SNB
SNC
Figure 14-1. Primary Application Schematic
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
57
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
14.2.1.1 Design Requirements
Table 14-1 lists the example input parameters for the system design.
Table 14-1. Design Parameters
EXAMPLE DESIGN PARAMETER
Power supply voltage
REFERENCE
EXAMPLE VALUE
48 V
VVM, VVDRAIN, VVIN
MOSFET part number
MOSFET
Qg
CSD19535KCS
MOSFET total gate charge
MOSFET gate to drain charge
Target output rise time
78 nC (typical) at VVGS = 10 V
13 nC (typical)
100 to 300 ns
50 to 150 ns
45 kHz
Qgd
tr
Target output fall time
tf
PWM frequency
ƒPWM
VVCC
IVCC
Imax
Buck regulator output voltage
Buck regulator output current
Maximum motor current
ADC reference voltage
3.3 V
100 mA
100 A
VVREF
ISENSE
IRMS
PSENSE
TA
3.3 V
Winding sense current range
Motor RMS current
–40 A to +40 A
28.3 A
Sense resistor power rating
System ambient temperature
3 W
–20°C to +60°C
14.2.1.2 Detailed Design Procedure
Table 14-2 lists the recommended values of the external components for the gate driver.
Table 14-2. DRV8353M Gate-Driver External Components
COMPONENTS
CVM1
PIN 1
PIN 2
RECOMMENDED
X5R or X7R, 0.1-µF, VM-rated capacitor
≥ 10 µF, VM-rated capacitor
X5R or X7R, 1-µF, 16-V capacitor
X5R or X7R, 1-µF, 16-V capacitor
X5R or X7R, 47-nF, VDRAIN-rated capacitor
X5R or X7R, 1-µF, 6.3-V capacitor
Pullup resistor
VM
GND
CVM2
VM
GND
CVCP
VCP
VM
CVGLS
VGLS
CPH
GND
CSW
CPL
CDVDD
RnFAULT
RSDO
DVDD
VCC(1)
VCC(1)
IDRIVE
VDS
DGND
nFAULT
SDO
Pullup resistor
RIDRIVE
RVDS
RMODE
RGAIN
GND or DVDD
GND or DVDD
GND or DVDD
GND or DVDD
GND or DGND
SNA and GND
SNB and GND
SNC and GND
DRV8353M hardware interface
DRV8353M hardware interface
DRV8353M hardware interface
DRV8353M hardware interface
Optional capacitor rated for VREF
Sense shunt resistor
MODE
GAIN
VREF
SPA
CVREF
RASENSE
RBSENSE
RCSENSE
SPB
Sense shunt resistor
SPC
Sense shunt resistor
(1) VCC is not a pin on the DRV8353M family of devices, but a VCC supply voltage pullup is required for the open-drain output nFAULT
and SDO. These pins can also be pulled up to DVDD.
14.2.1.2.1 External MOSFET Support
The DRV833M family of devices MOSFET support is based on the MOSFET gate charge, VCP charge-pump
capacity, VGLS regulator capacity, and output PWM switching frequency. For a quick calculation of MOSFET
driving capacity, use Equation 5 and Equation 6 for three phase BLDC motor applications.
Copyright © 2020 Texas Instruments Incorporated
58
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Trapezoidal 120° Commutation: IVCP/VGLS > Qg × ƒPWM
Sinusoidal 180° Commutation: IVCP/VGLS > 3 × Qg × ƒPWM
(5)
(6)
where
•
•
•
•
ƒPWM is the maximum desired PWM switching frequency.
Qg is the MOSFET total gate charge
IVCP/VGLS is the charge pump or low-side regulator capacity, dependent on the VM pin voltage.
The MOSFET multiplier based on the commutation control method, may vary based on implementation.
14.2.1.2.1.1 MOSFET Example
If a system is using VVM = 48 V (IVCP = 25 mA) and a maximum PWM switching frequency of 45 kHz, then the
VCP charge-pump and VGLS regulator can support MOSFETs using trapezoidal commutation with a Qg < 556
nC, and MOSFETs using sinusoidal commutation with a Qg < 185 nC.
14.2.1.2.2 IDRIVE Configuration
The gate drive current strength, IDRIVE, is selected based on the gate-to-drain charge of the external MOSFETs
and the target rise and fall times at the outputs. If IDRIVE is selected to be too low for a given MOSFET, then the
MOSFET may not turn on completely within the tDRIVE time and a gate drive fault may be asserted. Additionally,
slow rise and fall times will lead to higher switching power losses. TI recommends adjusting these values in
system with the required external MOSFETs and motor to determine the best possible setting for any application.
The IDRIVEP and IDRIVEN current for both the low-side and high-side MOSFETs are independently adjustable on
SPI devices through the SPI registers. On hardware interface devices, both source and sink settings are
selected at the same time on the IDRIVE pin.
For MOSFETs with a known gate-to-drain charge Qgd, desired rise time (tr), and a desired fall time (tf), use
Equation 7 and Equation 8 to calculate the value of IDRIVEP and IDRIVEN (respectively).
Qgd
IDRIVEP
>
tr
(7)
(8)
Qgd
tf
IDRIVEN
>
14.2.1.2.2.1 IDRIVE Example
Use Equation 9 and Equation 10 to calculate the value of IDRIVEP1 and IDRIVEP2 (respectively) for a gate to drain
charge of 13 nC and a rise time from 100 to 300 ns.
13 nC
IDRIVEP1
=
= 130 mA
= 43 mA
100 ns
(9)
13 nC
IDRIVEP2
=
300 ns
(10)
Select a value for IDRIVEP that is between 43 mA and 130 mA. For this example, the value of IDRIVEP was
selected as 100-mA source.
Use Equation 11 and Equation 12 to calculate the value of IDRIVEN1 and IDRIVEN2 (respectively) for a gate to drain
charge of 13 nC and a fall time from 50 to 150 ns.
13 nC
IDRIVEN1
=
= 260 mA
50 ns
(11)
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
59
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
13 nC
IDRIVEN2
=
= 87 mA
150 ns
(12)
Select a value for IDRIVEN that is between 87 mA and 260 mA. For this example, the value of IDRIVEN was
selected as 200-mA sink.
14.2.1.2.3 VDS Overcurrent Monitor Configuration
The VDS monitors are configured based on the worst-case motor current and the RDS(on) of the external
MOSFETs as shown in Equation 13.
VDS_OCP > Imax ì RDS(on)max
(13)
14.2.1.2.3.1 VDS Overcurrent Example
The goal of this example is to set the VDS monitor to trip at a current greater than 75 A. According to the
CSD19535KCS 100 V N-Channel NexFET™ Power MOSFET data sheet, the RDS(on) value is 2.2 times higher at
175°C, and the maximum RDS(on) value at a VGS of 10 V is 3.6 mΩ at TA = 25°C. From these values, the
approximate worst-case value of RDS(on) is 2.2 × 3.6 mΩ = 7.92 mΩ.
Using Equation 14 with a value of 7.92 mΩ for RDS(on) and a worst-case motor current of 75 A, Equation 14
shows the calculated desired value of the VDS overcurrent monitors.
VDS _ OCP > 75 A ì 7.92 mW
VDS _ OCP > 0.594 V
(14)
For this example, the value of VDS_OCP was selected as 0.6 V.
The SPI devices allow for adjustment of the deglitch time for the VDS overcurrent monitor. The deglitch time can
be set to 1 µs, 2 µs, 4 µs, or 8 µs.
14.2.1.2.4 Sense-Amplifier Bidirectional Configuration
The sense amplifier gain on the DRV8353M and sense resistor value are selected based on the target current
range, VREF reference voltage, sense-resistor power rating, and operating temperature range. In bidirectional
operation of the sense amplifier, the dynamic range at the output is approximately calculated as shown in
Equation 15.
VVREF
VO = V
- 0.25 V -
(
)
VREF
2
(15)
Use Equation 16 to calculate the approximate value of the selected sense resistor with VO calculated using
Equation 15.
VO
2
R =
PSENSE > IRMS ì R
AV ì I
(16)
From Equation 15 and Equation 16, select a target gain setting based on the power rating of the target sense
resistor.
14.2.1.2.4.1 Sense-Amplifier Example
In this system example, the value of VREF voltage is 3.3 V with a sense current from –40 to +40 A. The linear
range of the SOx output is 0.25 V to VVREF – 0.25 V (from the VLINEAR specification). The differential range of the
sense amplifier input is –0.3 to +0.3 V (VDIFF).
3.3 V
V = 3.3 V - 0.25 V -
= 1.4 V
(
)
O
2
(17)
Copyright © 2020 Texas Instruments Incorporated
60
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
1.4 V
AV ì 40 A
R =
2 W > 28.32 ì R ç R < 2.5 mW
(18)
(19)
1.4 V
AV ì 40 A
2.5 mW >
ç AV > 14
Therefore, the gain setting must be selected as 20 V/V or 40 V/V and the value of the sense resistor must be
less than 2.5 mΩ to meet the power requirement for the sense resistor. For this example, the gain setting was
selected as 20 V/V. The value of the resistor and worst case current can be verified that R < 2.5 mΩ and Imax
40 A does not violate the differential range specification of the sense amplifier input (VSPxD).
=
14.2.1.2.5 Single Supply Power Dissipation
Design care must be taken to make sure that the thermal ratings of the DRV8353M are not violated during
normal operation of the device. The is especially critical in higher voltage and higher ambient operation
applications where power dissipation or the device ambient temperature are increased.
To determine the temperature of the device in single supply operation, first the power internal power dissipation
must be calculated. The internal power dissipation has four primary components:
•
•
•
•
VCP charge pump power dissipation (PVCP
VGLS low-side regulator power dissipation (PVGLS
VM device nominal power dissipation (PVM
VIN buck regulator power dissipation (PBUCK
)
)
)
)
The values of PVCP and PVGLS can be approximated by referring to Section 14.2.1.2.1 to first determine IVCP and
IVGLS and then referring to Equation 20 and Equation 21.
PVCP = IVCP × (VVM + VVDRAIN
)
(20)
(21)
PVGLS = IVGLS × VVM
The value of PVM can be calculated by referring to the data sheet parameter for IVM current and Equation 22.
PVM = IVM × VVM
(22)
(23)
PBUCK = (PO / η) - PO
where
PO = VVCC × IVCC
•
The value of PBUCK can be calculated with the buck output voltage (VVCC), buck output current (IVCC), and by
referring to the typical characteristic curve for efficiency (η) in the LM5008A data sheet.
The total power dissipation is then calculated by summing the four components as shown in Equation 24.
P
tot = PVCP + PVGLS + PVM + PBUCK
(24)
(25)
Lastly, the device junction temperature can be estimate by referring to Section 10 and Equation 25.
TJmax = TAmax + (RθJA × Ptot)
The information in Section 10 is based off of a standardized test metric for package and PCB thermal
dissipation. The actual values may vary based on the actual PCB design used in the application.
14.2.1.2.6 Single Supply Power Dissipation Example
In this application example the device is configured for single supply operation. This configuration requires only
one power supply for the DRV8353M but comes at the tradeoff of increased internal power dissipation. The
junction temperature is estimated in the example below.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
61
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Use Equation 26 to calculate the value of IVCP and IVGLS for a MOSFET gate charge of 78 nC, all 3 high-side and
3 low-side MOSFETs switching, and a switching frequency of 45 kHz.
IVCP/VGLS = 78 nC × 3 × 45 kHz = 10.5 mA
(26)
Use Equation 27, Equation 28, Equation 29, Equation 30, and Equation 31 to calculate the value of Ptot for VVM
=
VVDRAIN = VVIN = 48 V, IVM = 9.5 mA, IVCP = 10.5 mA, IVGLS = 10.5 mA, VVCC = 3.3 V, IVCC = 100 mA, and η = 86
%.
PVCP = 10.5 mA × (48 V + 48 V) = 1 W
PVGLS = 10.5 mA × 48 V = 0.5 W
(27)
(28)
(29)
(30)
(31)
PVM = 9.5 mA × 48 V = 0.5 W
PBUCK = [(3.3 V × 100 mA) / 0.86] – (3.3 V × 100 mA) = 0.054 W
Ptot = 1 W + 0.5 W + 0.5 W + 0.054 = 2.054 W
Lastly, to estimate the device junction temperature during operation, use Equation 32 to calculate the value of
TJmax for TAmax = 60°C, RθJA = 26.6°C/W for the RGZ package, and Ptot = 2.054 W. Again, please note that the
RθJA is highly dependent on the PCB design used in the actual application and should be verified. For more
information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics
application report.
TJmax = 60°C + (26.6°C/W × 2.054 W) = 115°C
(32)
As shown in this example, the device is within its operational limits, but is operating almost to its maximum
operational junction temperature. Design care should be taken in the single supply configuration to correctly
manage the power dissipation of the device.
14.2.1.3 Application Curves
Figure 14-2. Gate Driver Operation 30% Duty Cycle Figure 14-3. Gate Driver Operation 90% Duty Cycle
Copyright © 2020 Texas Instruments Incorporated
62
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Figure 14-4. IDRIVE Minimum Setting Positive
Figure 14-5. IDRIVE Minimum Setting Negative
Current
Current
Figure 14-6. IDRIVE 300-mA and 600-mA Setting
Positive Current
Figure 14-7. IDRIVE 300-mA and 600-mA Setting
Negative Current
Figure 14-8. IDRIVE Maximum Setting Positive
Current
Figure 14-9. IDRIVE Maximum Setting Negative
Current
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
63
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
Figure 14-10. FOC Motor Commutation
Copyright © 2020 Texas Instruments Incorporated
64
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
15 Power Supply Recommendations
The DRV8353M family of devices are designed to operate from an input voltage supply (VM) range between 9 V
and 75 V. A 0.1-µF ceramic capacitor rated for VM must be placed as near to the device as possible. In addition,
a bulk capacitor must be included on the VM pin but can be shared with the bulk bypass capacitance for the
external power MOSFETs. Additional bulk capacitance is required to bypass the external half-bridge MOSFETs
and should be sized according to the application requirements.
15.1 Bulk Capacitance Sizing
Having appropriate local bulk capacitance is an important factor in motor drive system design. It is usually
beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The
amount of local capacitance depends on a variety of factors including:
•
•
•
•
•
•
The highest current required by the motor system
The power supply's type, capacitance, and ability to source current
The amount of parasitic inductance between the power supply and motor system
The acceptable supply voltage ripple
Type of motor (brushed DC, brushless DC, stepper)
The motor startup and braking methods
The inductance between the power supply and motor drive system will limit the rate current can change from the
power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or
dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage
stays stable and high current can be quickly supplied.
The data sheet provides a recommended minimum value, but system level testing is required to determine the
appropriate sized bulk capacitor.
Parasitic Wire
Inductance
Motor Drive System
Power Supply
VM
+
+
Motor Driver
œ
GND
Local
Bulk Capacitor
IC Bypass
Capacitor
Figure 15-1. Motor Drive Supply Parasitics Example
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
65
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
16 Layout
16.1 Layout Guidelines
Bypass the VM pin to the GND pin using a low-ESR ceramic bypass capacitor with a recommended value of 0.1
µF. Place this capacitor as near to the VM pin as possible with a thick trace or ground plane connected to the
GND pin. Additionally, bypass the VM pin using a bulk capacitor rated for VM. This component can be
electrolytic. This capacitance must be at least 10 µF.
Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk
capacitance should be placed such that it minimizes the length of any high current paths through the external
MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB
layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.
Place a low-ESR ceramic capacitor between the CPL and CPH pins. This capacitor should be 47 nF, rated for
VDRAIN, and be of type X5R or X7R. Additionally, place a low-ESR ceramic capacitor between the VCP and
VDRAIN pins and VGLS and GNDs. These capacitors should be 1 µF, rated for 16 V, and be of type X5R or
X7R.
Bypass the DVDD pin to the GND/DGND pin with a 1-µF low-ESR ceramic capacitor rated for 6.3 V and of type
X5R or X7R. Place this capacitor as near to the pin as possible and minimize the path from the capacitor to the
GND/DGND pin.
The VDRAIN pin can be shorted directly to the VM pin for single supply application configurations. However, if a
significant distance is between the device and the external MOSFETs, use a dedicated trace to connect to the
common point of the drains of the high-side external MOSFETs. Do not connect the SLx pins directly to GND.
Instead, use dedicated traces to connect these pins to the sources of the low-side external MOSFETs. These
recommendations allow for more accurate VDS sensing of the external MOSFETs for overcurrent detection.
Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the GHx pin of
the device to the high-side power MOSFET gate, then follows the high-side MOSFET source back to the SHx
pin. The low-side loop is from the GLx pin of the device to the low-side power MOSFET gate, then follows the
low-side MOSFET source back to the SPx/SLx pins.
Copyright © 2020 Texas Instruments Incorporated
66
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
16.2 Layout Example
S
S
S
G
D
D
D
D
D
D
D
D
G
S
S
S
24
23
22
21
20
19
18
17
16
15
14
13
37
38
39
40
41
42
43
44
45
46
47
48
SOB
SOC
SNC
SPC
GLC
SHC
GHC
GHB
SHB
GLB
SPB
SNB
INLB
INHC
INLC
DVDD
DGND
SW
D
D
D
D
G
S
S
S
Thermal Pad
VIN
VCC
BST
RCL
RT/SD
FB
VOUT
S
S
S
G
D
D
D
D
S
S
S
G
D
D
D
D
D
D
D
D
G
S
S
S
Figure 16-1. Layout Example
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
67
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
17 Device and Documentation Support
17.1 Device Support
17.1.1 Device Nomenclature
17.2 Documentation Support
17.2.1 Related Documentation
For related documentation, refer to:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Texas Instruments, DRV8353Rx-EVM User’s Guide user's guide
Texas Instruments, DRV8353Rx-EVM GUI User’s Guide
Texas Instruments, DRV8353Rx-EVM InstaSPIN™ Software Quick Start Guide
Texas Instruments, DRV8350x-EVM User’s Guide user's guide
Texas Instruments, DRV8350x-EVM GUI User’s Guide user's guide
Texas Instruments, DRV8350x-EVM Sensorless Software User's Guide user's guide
Texas Instruments, DRV8350x-EVM Sensored Software User's Guide user's guide
Texas Instruments, LM5008A 100-V 350-mA Constant On-Time Buck Switching Regulator data sheet
Texas Instruments, CSD19535KCS 100 V N-Channel NexFET™ Power MOSFET data sheet
Texas Instruments, Understanding IDRIVE and TDRIVE In TI Motor Gate Drivers application report
Texas Instruments, Motor Drive Protection with TI Smart Gate Drive TI TechNote
Texas Instruments, Reduce Motor Drive BOM and PCB Area with TI Smart Gate Drive TI TechNote
Texas Instruments, Reducing EMI Radiated Emissions with TI Smart Gate Drive TI TechNote
Texas Instruments, Hardware Design Considerations for an Efficient Vacuum Cleaner using BLDC Motor
Texas Instruments, Hardware Design Considerations for an Electric Bicycle using BLDC Motor
Texas Instruments, Industrial Motor Drive Solution Guide
Texas Instruments, Layout Guidelines for Switching Power Supplies application report
Texas Instruments, QFN/SON PCB Attachment application report
Texas Instruments, Sensored 3-Phase BLDC Motor Control Using MSP430™ application report
Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies application report
17.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
17.4 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
17.5 Trademarks
NexFET™, InstaSPIN™, and MSP430™ are trademarks of Texas Instruments.
TI E2E™ is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
17.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
Copyright © 2020 Texas Instruments Incorporated
68
Submit Document Feedback
Product Folder Links: DRV8353M
DRV8353M
SLVSFO2 – JULY 2020
www.ti.com
17.7 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
18 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
69
Product Folder Links: DRV8353M
PACKAGE OPTION ADDENDUM
www.ti.com
31-Jul-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
250
250
(1)
(2)
(3)
(4/5)
(6)
DRV8353HMRTAT
DRV8353SMRTAT
ACTIVE
WQFN
WQFN
RTA
40
40
Green (RoHS
& no Sb/Br)
NIPDAU
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
-55 to 125
-55 to 125
DRV
8353HM
ACTIVE
RTA
Green (RoHS
& no Sb/Br)
NIPDAU
DRV
8353SM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
31-Jul-2020
Addendum-Page 2
PACKAGE OUTLINE
WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK- NO LEAD
RTA0040B
A
6.1
5.9
B
PIN 1 INDEX AREA
6.1
5.9
0.8 MAX
C
SEATING PLANE
0.08 C
0.05
0.00
2X 4.5
4.15±0.1
(0.2) TYP
11
20
36X 0.5
10
21
SYMM
41
2X
4.5
1
30
0.28
40X
PIN1 IDENTIFICATION
(OPTIONAL)
0.16
31
40
0.1
C A B
C
SYMM
0.5
0.3
40X
0.05
4219112/A 07/2018
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
WQFN - 0.8 mm max height
RTA0040B
PLASTIC QUAD FLATPACK- NO LEAD
2X (5.8)
2X (4.5)
(
4.15)
40
31
40X (0.6)
40X (0.22)
1
30
36X (0.5)
SYMM
41
2X 2X
(4.5) (5.8)
2X
(0.685)
2X
(1.14)
(R0.05) TYP
10
21
12X (Ø0.2) VIA
TYP
11
20
2X (1.14)
2X (0.685)
SYMM
LAND PATTERN EXAMPLE
SCALE: 15X
0.07 MAX
ALL AROUND
0.07 MIN
ALL AROUND
SOLDER MASK
OPENING
EXPOSED METAL
EXPOSED METAL
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4219112/A 07/2018
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
WQFN - 0.8 mm max height
RTA0040B
PLASTIC QUAD FLATPACK- NO LEAD
2X (5.8)
2X (4.5)
9X ( 1.17)
40
31
40X (0.6)
40X (0.22)
1
30
41
36X (0.5)
SYMM
2X 2X
(4.5) (5.8)
2X
(1.37)
(R0.05) TYP
10
21
EXPOSED
METAL
11
20
2X (1.37)
SYMM
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
71% PRINTED COVERAGE BY AREA
SCALE: 15X
4219112/A 07/2018
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明