DS32EV400SQ/NOPB [TI]
DisplayPort™ 四路均衡器 | NJU | 48 | -40 to 85;
| 型号： | DS32EV400SQ/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | DisplayPort™ 四路均衡器 | NJU | 48 | -40 to 85 电信 电信集成电路 |
| 文件： | 总23页 (文件大小：1067K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
DisplayPort™ Quad Equalizer
Check for Samples: DS32EV400
1
FEATURES
DESCRIPTION
The DS32EV400 programmable quad equalizer
provides compensation for transmission medium
losses and reduces the medium-induced deterministic
jitter for four NRZ data channels. The DS32EV400 is
optimized for operation up to 3.2 Gbps for both
cables and FR4 traces. Each equalizer channel has
eight levels of input equalization that can be
programmed by three control pins, or individually
through a Serial Management Bus (SMBus) interface.
The device equalizes up to 14 dB of loss at 3.2 Gbps.
23
•
Equalizes up to 14 dB Loss at 3.2 Gbps
8 Levels of Programmable Equalization
•
•
Settable Through Control Pins or SMBus
Interface
•
•
Operates up to 3.2 Gbps With 40” FR4 Traces
0.12 UI Residual Deterministic Jitter at 3.2
Gbps With 40” FR4 Traces
•
•
•
•
Single 2.5V or 3.3V Power Supply
Signal Detect for Individual Channels
Standby Mode for Individual Channels
The equalizer supports both AC and DC-coupled data
paths for long run length data patterns such as
PRBS-31, and balanced codes such as 8b/10b. The
device uses differential current-mode logic (CML)
inputs and outputs.
Supports AC or DC-Coupling With Wide Input
Common-Mode
•
•
•
•
Low Power Consumption: 375 mW Typ at 2.5V
Small 7 mm x 7 mm 48-pin WQFN Package
9 kV HBM ESD Rating
Each channel has an independent signal detect
output and independent enable input. The SD output
maybe tied to the EN to automatically control the
power up and down of the channel.
-40 to 85°C Operating Temperature Range
The DS32EV400 can be used in a variety of
applications that include DisplayPort, XAUI,
InfiniBand and other high-speed data transmission
applications.
APPLICATIONS
•
•
•
•
DisplayPort
XAUI
The DS32EV400 is available in a 7 mm x 7 mm 48-
pin leadless WQFN package. Power is supplied from
either a 2.5V or 3.3V supply.
InfiniBand
Other 8b10b Applications
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
3
DisplayPort is a trademark of Video Electronics Standards Association (VESA)..
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2013, Texas Instruments Incorporated
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
Simplified Application Diagram
4
Tx
ASIC/FPGA
High Speed I/O
4
Rx
OUT
IN
DS32EV400
Switch Fabric Card
Line Card
Backplane/Cable
Sub-system
4
Tx
ASIC/FPGA
High Speed I/O
4
OUT
Rx
IN
DS32EV400
2
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
Pin Name
SNLS280F –AUGUST 2007–REVISED APRIL 2013
PIN DESCRIPTIONS
Pin #
I/O, Type(1)
Description
HIGH SPEED DIFFERENTIAL I/O
IN_0+
IN_0–
1
2
I, CML
I, CML
I, CML
I, CML
O, CML
O, CML
O, CML
O, CML
Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 100Ω
terminating resistor is connected between IN_0+ and IN_0-. Refer to Figure 6.
IN_1+
IN_1–
4
5
Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 100Ω
terminating resistor is connected between IN_1+ and IN_1-. Refer to Figure 6.
IN_2+
IN_2–
8
9
Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 100Ω
terminating resistor is connected between IN_2+ and IN_2-. Refer to Figure 6.
IN_3+
IN_3–
11
12
Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 100Ω
terminating resistor is connected between IN_3+ and IN_3-. Refer to Figure 6.
OUT_0+
OUT_0–
36
35
Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
terminating resistor connects OUT_0+ to VDD and OUT_0- to VDD
Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
terminating resistor connects OUT_1+ to VDD and OUT_1- to VDD
Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
terminating resistor connects OUT_2+ to VDD and OUT_2- to VDD
Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
terminating resistor connects OUT_3+ to VDD and OUT_3- to VDD
.
OUT_1+
OUT_1–
33
32
.
OUT_2+
OUT_2–
29
28
.
OUT_3+
OUT_3–
26
25
.
EQUALIZATION CONTROL
BST_2
BST_1
BST_0
37
14
23
I, LVCMOS
BST_2, BST_1, and BST_0 select the equalizer strength for all EQ channels. BST_2 is
internally pulled high. BST_1 and BST_0 are internally pulled low.
DEVICE CONTROL
EN0
EN1
EN2
EN3
FEB
44
I, LVCMOS
I, LVCMOS
I, LVCMOS
I, LVCMOS
I, LVCMOS
Enable Equalizer Channel 0 input. When held High, normal operation is selected. When held
Low, standby mode is selected. EN is internally pulled High.
42
40
38
21
Enable Equalizer Channel 1 input. When held High, normal operation is selected. When held
Low, standby mode is selected. EN is internally pulled High.
Enable Equalizer Channel 2 input. When held High, normal operation is selected. When held
Low, standby mode is selected. EN is internally pulled High.
Enable Equalizer Channel 3 input. When held High, normal operation is selected. When held
Low, standby mode is selected. EN is internally pulled High.
Force External Boost. When held high, the equalizer boost setting is controlled by BST_[2:0]
pins. When held low, the equalizer boost setting is controlled by SMBus (see Table 1) register
bits. FEB is internally pulled High.
SD0
45
43
41
39
O, LVCMOS Equalizer Ch0 Signal Detect Output. Produces a High when signal is detected.
O, LVCMOS Equalizer Ch1 Signal Detect Output. Produces a High when signal is detected.
O, LVCMOS Equalizer Ch2 Signal Detect Output. Produces a High when signal is detected.
O, LVCMOS Equalizer Ch3 Signal Detect Output. Produces a High when signal is detected.
SD1
SD2
SD3
POWER
VDD
3, 6, 7,
10, 13,
15, 46
Power
Power
Power
VDD = 2.5V ± 5% or 3.3V ± 10%. VDD pins should be tied to VDD plane through low inductance
path. A 0.01µF bypass capacitor should be connected between each VDD pin to GND planes.
GND
DAP
22, 24,
27, 30,
31, 34
Ground reference. GND should be tied to a solid ground plane through a low impedance path.
PAD
Ground reference. The exposed pad at the center of the package must be connected to ground
plane of the board.
SERIAL MANAGEMENT BUS (SMBus) INTERFACE CONTROL PINS
SDA
SDC
CS
18
17
16
I/O, LVCMOS Data input/output (bi-directional). Internally pulled high.
I, LVCMOS
I, LVCMOS
Clock input. Internally pulled high.
Chip select. When pulled high, access to the equalizer SMBus registers are enabled. When
pulled low, access to the equalizer SMBus registers are disabled. Please refer to System
Management Bus (SMBus) and Configuration Registers for detailed information.
Other
Reserv
19, 20
47,48
Reserved. Do not connect.
(1) I = Input, O = Output
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
Connection Diagram
IN_0+
IN_0-
1
2
36
35
34
33
32
31
30
29
28
27
26
25
OUT_0+
OUT_0-
GND
3
V
DD
IN_1+
IN_1-
4
OUT_1+
OUT_1-
GND
5
6
V
V
DD
DD
DS32EV400
7
GND
IN_2+
IN_2-
8
OUT_2+
OUT_2-
GND
TOP VIEW
DAP = GND
9
10
11
12
V
DD
IN_3+
IN_3-
OUT_3+
OUT_3-
4
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
(1)(2)
Absolute Maximum Ratings
Supply Voltage (VDD
)
-0.5V to +4.0V
-0.5V + 4.0V
-0.5V to 4.0V
-0.5V to 4.0V
+150°C
CMOS Input Voltage
CMOS Output Voltage
CML Input/Output Voltage
Junction temperature
Storage temperature
-65°C to +150°C
+260°C
Lead temperature (Soldering, 4 Seconds)
ESD rating
HBM, 1.5 kΩ, 100 pF
EIAJ, 0Ω, 200pF
> 9 kV
> 250 V
Thermal Resistance — θJA, no airflow
30°C/W
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute
Maximum Numbers are ensured for a junction temperature range of –40°C to +125°C. Models are validated to Maximum Operating
Voltages only.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
Recommended Operating Conditions
Min
Typ
Max
Units
(1)
Supply Voltage
VDD2.5 to GND
VDD3.3 to GND
2.375
3.0
2.5
3.3
25
2.625
3.6
V
V
Ambient Temperature
-40
+85
°C
(1) The VDD2.5 is VDD = 2.5V ± 5% and VDD3.3 is VDD = 3.3V ± 10%.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
Units
Electrical Characteristics(1)
Over recommended operating supply and temperature ranges with default register settings unless other specified.
Symbol
POWER
Parameter
Conditions
Min
Typ(2)
Max
P
P
N
Power Supply Consumption
Device Output Enabled
(EN [0–3] = High), VDD3.3
490
700
100
490
mW
mW
mW
Device Output Disable
(EN [0–3] = Low), VDD3.3
Power Supply Consumption
Device Output Enabled
(EN [0–3] = High), VDD2.5
360
30
Device Output Disable
(EN [0–3] = Low), VDD2.5
(3)
Supply Noise Tolerance
50 Hz — 100 Hz
100 Hz — 10 MHz
10 MHz — 1.6 GHz
100
40
10
mVP-P
mVP-P
mVP-P
LVCMOS DC SPECIFICATIONS
VIH
High Level Input Voltage
VDD3.3
VDD2.5
2.0
1.6
-0.3
2.4
2.0
VDD3.3
VDD2.5
0.8
V
V
V
V
VIL
Low Level Input Voltage
High Level Output Voltage
VOH
IOH = -3mA, VDD3.3
IOH = -3mA, VDD2.5
IOL = 3mA
VOL
IIN
Low Level Output Voltage
Input Leakage Current
0.4
V
VIN = VDD
+15
µA
µA
µA
VIN = GND
-15
-20
IIN-P
Input Leakage Current with Internal VIN = VDD, with internal pull-down
Pull-Down/Up Resistors
+120
resistors
VIN = GND, with internal pull-up
resistors
µA
SIGNAL DETECT
SDH
Signal Detect ON Threshold Level Default input signal level to assert
SD pin, 3.2 Gbps
70
40
mVp-p
mVp-p
SDI
Signal Detect OFF Threshold Level Default input signal level to de-
assert SD, 3.2Gbps
CML RECEIVER INPUTS (IN_n+, IN_n-)
VTX
Source Transmit Launch Signal
Level (IN diff)
AC-Coupled or DC-Coupled
Requirement, Differential
measurement at point A.
Figure 1
400
1.6
1600
mVP-P
VINTRE
VDDTX
VICMDC
Input Threshold Voltage
Differential measurement at
point B. Figure 1
120
mVP-P
V
Supply Voltage of Transmitter to
EQ
DC-Coupled Requirement
VDD
(4)
(
)
Input Common Mode Voltage
DC-Coupled Requirement,
VDDTX
0.8
–
VDDTX
0.2
–
Differential measurement at point
V
A. Figure 1, ((5)
)
RLI
RIN
Differential Input Return Loss
Input Resistance
100MHz – 1.6GHz, with fixture’s
effect de-embedded
10
dB
Differential across IN+ and IN-,
Figure 6.
85
100
115
Ω
(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(2) Typical values represent most likely parametric norms at VDD = 3.3V, TA = 25°C, and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
(3) Allowed supply noise (mVP-P sine wave) under typical conditions.
(4) Recommended value. Parameter not tested.
(5) Measured with clock like {11111 00000} pattern.
6
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
Electrical Characteristics(1) (continued)
Over recommended operating supply and temperature ranges with default register settings unless other specified.
Symbol
Parameter
Conditions
Min
Typ(2)
Max
Units
CML OUTPUTS (OUT_n+, OUT_n-)
VOD
Output Differential Voltage Level
(OUT diff)
Differential measurement with
OUT+ and OUT- terminated by
50Ω to GND, AC-Coupled
Figure 2
500
620
725
mVP-P
VOCM
Output Common Mode Voltage
Transition Time
Single-ended measurement DC-
VDD– 0.2
VDD– 0.1
Coupled with 50Ω terminations
V
(6)
tR, tF
20% to 80% of differential output
voltage, measured within 1” from
20
42
60
58
ps
Ω
(6)
output pins. Figure 2,
RO
Output Resistance
Single ended to VDD
50
10
RLO
Differential Output Return Loss
100 MHz – 1.6 GHz, with fixture’s
effect de-embedded. IN+ = static
high.
dB
tPLHD
tPHLD
tCCSK
tPPSK
Differential Low to High
Propagation Delay
Propagation delay measurement at
50% VO between input to output,
240
240
7
ps
ps
ps
ps
100 Mbps. Figure 3,
Differential High to Low
Propagation Delay
(6)
Inter Pair Channel to Channel
Skew
Difference in 50% crossing
between channels
Part to Part Output Skew
Difference in 50% crossing
between outputs
20
EQUALIZATION
DJ1
Residual Deterministic Jitter
at 3.2 Gbps
40” of 6 mil microstrip FR4,
EQ Setting 0x07, PRBS-7 (27-1)
0.12
0.1
0.20
0.16
UIP-P
pattern. ((7) (8)
)
DJ2
DJ3
RJ
Residual Deterministic Jitter
at 2.5 Gbps
40” of 6 mil microstrip FR4,
EQ Setting 0x07, PRBS-7 (27-1)
UIP-P
pattern. ((7) (8)
)
Residual Deterministic Jitter
at 1 Gbps
40” of 6 mil microstrip FR4,
EQ Setting 0x07, PRBS-7 (27-1)
0.05
0.5
UIP-P
pattern. ((7) (8)
)
(6) (9)
Random Jitter
psrms
SIGNAL DETECT and ENABLE TIMING
tZISD
Input OFF to ON detect — SD
Output High Response Time
Response time measurement at
VIN to SD output, VIN = 800 mVP-P
100 Mbps, 40” of 6 mil microstrip
FR4
35
400
150
5
ns
ns
ns
ns
,
tIZSD
Input ON to OFF detect — SD
Output Low Response Time
(6)
See Figure 1 and Figure 4
tOZOED
tZOED
EN High to Output ON Response
Time
Response time measurement at
EN input to VO, VIN = 800 mVP-P
,
100 Mbps, 40” of 6 mil microstrip
FR4
EN Low to Output OFF Response
Time
(6)
See Figure 1 and Figure 5
(6) Measured with clock like {11111 00000} pattern.
(7) Specification is ensured by characterization and is not tested in production.
(8) Deterministic jitter is measured at the differential outputs (point C of Figure 1), minus the deterministic jitter before the test channel (point
A of Figure 1). Random jitter is removed through the use of averaging or similar means.
(9) Random jitter contributed by the equalizer is defined as sqrt (JOUT2 − JIN2). JOUT is the random jitter at the equalizer outputs in ps-rms,
see point C of Figure 1; JIN is the random jitter at the input of the equalizer in ps-rms, see Figure 1.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
Units
Electrical Characteristics — Serial Management Bus Interface
Over recommended operating supply and temperature ranges unless other specified.
Symbol
Parameter
Conditions
Min
Typ
Max
SERIAL BUS INTERFACE DC SPECIFICATIONS
VIL
Data, Clock Input Low Voltage
Data, Clock Input High Voltage
0.8
V
V
VIH
2.1
4
VDD
IPULLUP
Current through pull-up resistor or
current source
High Power Specification
mA
VDD
Nominal Bus Voltage
2.375
-200
3.6
V
(1)
ILEAK-Bus
ILEAK-Pin
CI
Input Leakage per bus segment
Input Leakage per device pin
Capacitance for SDA and SDC
+200
µA
µA
pF
-15
(1) (2)
10
RTERM
External Termination Resistance
pull to VDD = 2.5V ± 5% OR 3.3V ±
10
VDD3.3
2000
1000
Ω
Ω
(1) (2) (3)
VDD2.5
(1) (2) (3)
SERIAL BUS INTERFACE TIMING SPECIFICATIONS (Figure 7)
(4)
FSMB
TBUF
Bus Operating Frequency
10
100
kHz
µs
Bus Free Time Between Stop and
Start Condition
4.7
THD:STA
TSU:STA
Hold Time After (Repeated) Start
Condition. After this period, the first
clock is generated.
At IPULLUP, Max
4.0
4.7
µs
µs
Repeated Start Condition Setup
Time
TSU:STO
THD:DAT
TSU:DAT
TTIMEOUT
TLOW
Stop Condition Setup Time
Data Hold Time
4.0
300
250
25
µs
ns
ns
ms
µs
µs
Data Setup Time
(4)
Detect Clock Low Timeout
Clock Low Period
35
4.7
4.0
(4)
(4)
THIGH
Clock High Period
50
2
TLOW:SEXT
Cumulative Clock Low Extend Time
(Slave Device)
ms
(4)
(4)
(4)
tF
Clock/Data Fall Time
Clock/Data Rise Time
300
ns
ns
tR
1000
tPOR
Time in which a device must be
operational after power-on reset
500
ms
(1) Recommended value. Parameter not tested.
(2) Recommended maximum capacitance load per bus segment is 400pF.
(3) Maximum termination voltage should be identical to the device supply voltage.
(4) Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1
SMBus Common AC Specifications for details.
8
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
SYSTEM MANAGEMENT BUS (SMBUS) AND CONFIGURATION REGISTERS
The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. The use of the
Chip Select signal is required. Holding the CS pin High enables the SMBus port allowing access to the
configuration registers. Holding the CS pin Low disables the device's SMBus allowing communication from the
host to other slave devices on the bus. In the STANDBY state, the System Management Bus remains active.
When communication to other devices on the SMBus is active, the CS signal for the DS32EV400s must be
driven Low.
The address byte for all DS32EV400s is AC'h. Based on the SMBus 2.0 specification, the DS32EV400 has a 7-
bit slave address of 1010110'b. The LSB is set to 0'b (for a WRITE), thus the 8-bit value is 1010 1100'b or AC'h.
The SDC and SDA pins are 3.3V LVCMOS signaling and include high-Z internal pull up resistors. External low
impedance pull up resistors maybe required depending upon SMBus loading and speed. Note, these pins are not
5V tolerant.
Transfer of Data via the SMBus
During normal operation the data on SDA must be stable during the time when SDC is High.
There are three unique states for the SMBus:
START: A High-to-Low transition on SDA while SDC is High indicates a message START condition.
STOP: A Low-to-High transition on SDA while SDC is High indicates a message STOP condition.
IDLE: If SDC and SDA are both High for a time exceeding tBUF from the last detected STOP condition or if they
are High for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state.
SMBus Transactions
The device supports WRITE and READ transactions. See Table 1 for register address, type (Read/Write, Read
Only), default value and function information.
Writing a Register
To write a register, the following protocol is used (see SMBus 2.0 specification).
1. The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High.
2. The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE.
3. The Device (Slave) drives the ACK bit (“0”).
4. The Host drives the 8-bit Register Address.
5. The Device drives an ACK bit (“0”).
6. The Host drive the 8-bit data byte.
7. The Device drives an ACK bit (“0”).
8. The Host drives a STOP condition.
9. The Host de-selects the device by driving its SMBus CS signal Low.
The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may
now occur.
Reading a Register
To read a register, the following protocol is used (see SMBus 2.0 specification).
1. The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High.
2. The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE.
3. The Device (Slave) drives the ACK bit (“0”).
4. The Host drives the 8-bit Register Address.
5. The Device drives an ACK bit (“0”).
6. The Host drives a START condition.
7. The Host drives the 7-bit SMBus Address, and a “1” indicating a READ.
8. The Device drives an ACK bit “0”.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
9. The Device drives the 8-bit data value (register contents).
10. The Host drives a NACK bit “1”indicating end of the READ transfer.
11. The Host drives a STOP condition.
12. The Host de-selects the device by driving its SMBus CS signal Low.
The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now
occur.
Please see Table 1 for more information.
Table 1. SMBus Register Address
Name
Address Default
Type( Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1)
Status
Status
Status
0x00
0x01
0x02
0x03
0x00
0x00
0x00
0x44
RO
RO
RO
RW
ID Revision
SD3
EN0
EN2
SD2
SD1
SD0
EN1
EN3
Boost 1
Boost 3
Boost 0
Boost 2
Enable/
Boost (CH
0, 1)
EN1 Output Boost Control for CH1
0:Enable
1:Disable
EN0 Output
0:Enable
1:Disable
Boost Control for CH0
000 (Min Boost)
001
000 (Min Boost)
001
010
010
011
011
100 (Default)
101
100 (Default)
101
110
110
111 (Max Boost)
111 (Max Boost)
Enable/
Boost (CH
2, 3)
0x04
0x44
RW
EN3 Output Boost Control for CH3
EN2 Output
0:Enable
1:Disable
Boost Control for CH2
000 (Min Boost)
001
0:Enable
1:Disable
000 (Min Boost)
001
010
010
011
011
100 (Default)
101
100 (Default)
101
110
110
111 (Max Boost)
111 (Max Boost)
Signal
Detect
0x05
0x06
0x00
0x00
RW
RW
SD3 ON Threshold
Select
00: 70 mV (Default)
01: 55 mV
10: 90 mV
11: 75 mV
SD2 ON Threshold
Select
00: 70 mV (Default)
01: 55 mV
10: 90 mV
11: 75 mV
SD1 ON Threshold
Select
00: 70 mV (Default)
01: 55 mV
10: 90 mV
11: 75 mV
SD0 ON Threshold
Select
00: 70 mV (Default)
01: 55 mV
10: 90 mV
11: 75 mV
Signal
Detect
SD3 OFF Threshold
Select
SD2 OFF Threshold
Select
SD1 OFF Threshold
Select
SD0 OFF Threshold
Select
00: 40 mV (Default)
01: 30 mV
00: 40 mV (Default)
01: 30 mV
00: 40 mV (Default)
01: 30 mV
00: 40 mV (Default)
01: 30 mV
10: 55 mV
10: 55 mV
10: 55 mV
10: 55 mV
11: 45 mV
11: 45 mV
11: 45 mV
11: 45 mV
SMBus
Control
0x07
0x08
0x00
0x78
RW
RW
Reserved
SMBus
Enable
Control
0: Disable
1: Enable
Output
Level
Reserved
Output Level:
00: 400 mVP-P
Reserved
01: 540 mVP-P
10: 620 mVP-P(Default)
11: 760 mVP-P
(1) RO = Read Only, RW = Read/Write
10
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
B
C
A
6 mils Trace Width,
FR4 Microstrip Test Channel
DS32EV400
Signal Source
INPUT
OUTPUT
SMA
Connector
SMA
Connector
Figure 1. Test Setup Diagram
80%
0V
80%
OUT diff = (OUT+) œ (OUT-)
20%
20%
t
t
F
R
Figure 2. CML Output Transition Times
IN diff
0V
t
t
PHLD
PLHD
OUT diff
0V
Figure 3. Propagation Delay Timing Diagram
IN diff
0V
t
t
IZSD
ZISD
V
DD
1.5V
SD
1.5V
0V
Figure 4. Signal Detect (SD) Delay Timing Diagram
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
V
DD
EN
1.5V
1.5V
0V
0V
t
t
OZED
ZOED
OUT diff
Figure 5. Enable (EN) Delay Timing Diagram
V
DD
10k
IN+
IN -
V
50
50
DD
10k
6k
6k
EQ
Figure 6. Simplified Receiver Input Termination Circuit
CS
t
SU:CS
t
LOW
t
HIGH
t
R
SDC
SDA
t
t
HD:STA
t
t
SU:STA
F
HD:DAT
t
BUF
t
SU:STO
t
SU:DAT
ST
SP
SP
ST
Figure 7. SMBus Timing Parameters
12
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
DS32EV400 FUNCTIONAL DESCRIPTIONS
The DS32EV400 is a programmable quad equalizer optimized for operation up to 3.2 Gbps for backplane and
cable applications.
DATA CHANNELS
The DS32EV400 provides four data channels. Each data channel consists of an equalizer stage, a limiting
amplifier, a DC offset correction block, and a CML driver as shown in Figure 8.
DC Offset Correction
Limiting
Data Channel (0-3)
IN_n
Input
Termination
OUT_n
OUT_n
+
+
-
Equalizer
Amplifier
BST
IN_n -
V
EN
DD
EN
CNTL
EN
SD
SDn
ENn
V
DD
BST_0:BST_2
3
Reg 03,04
bit 7, 3
3
3
Reg 07 SMBus
bit 0 Register
Boost Setting
SMBus Register
FEB
Figure 8. Simplified Block Diagram
EQUALIZER BOOST CONTROL
Each data channel supports eight programmable levels of equalization boost. The state of the FEB pin
determines how the boost settings are controlled. If the FEB pin is held High, then the equalizer boost setting is
controlled by the Boost Set pins (BST_[2:0]) in accordance with Table 2. If this programming method is chosen,
then the boost setting selected on the Boost Set pins is applied to all channels. When the FEB pin is held Low,
the equalizer boost level is controlled through the SMBus. This programming method is accessed via the
appropriate SMBus registers (see Table 1). Using this approach, equalizer boost settings can be programmed for
each channel individually. FEB is internally pulled High (default setting); therefore if left unconnected, the boost
settings are controlled by the Boost Set pins (BST_[2:0]). The eight levels of boost settings enables the
DS32EV400 to address a wide range of media loss and data rates.
Table 2. EQ Boost Control Table
6 mil microstrip FR4
trace length (in)
24 AWG Twin-AX cable
length (m)
Channel Loss at 1.6
GHz (dB)
BST_N
[2, 1, 0]
0
0
2
0
3
0 0 0
0 0 1
5
10
15
20
25
30
40
3
6
0 1 0
4
7
0 1 1
5
8
1 0 0 (Default)
1 0 1
6
10
12
14
7
1 1 0
10
1 1 1
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
DEVICE STATE AND ENABLE CONTROL
The DS32EV400 has an enable feature on each data channel which provides the ability to control device power
consumption. This feature can be controlled either an Enable Pin (EN_n) with Reg 07 = 00'h (default value), or
by the Enable Control Bit register which can be configured through the SMBus port (see Table 1 and Table 3 for
detail register information), which require setting Reg 07 = 01'h and changing register value of Reg 03, 04. If the
Enable is activated using either the external EN_n pin or SMBUS register, the corresponding data channel is
placed in the ACTIVE state and all device blocks function as described. The DS32EV400 can also be placed in
STANDBY mode to save power. In the STANDBY mode only the control interface including the SMBus port, as
well as the signal detection circuit remain active.
Table 3. Controlling Device State
Reg. 07 bit 0
EN Pin (CMOS)
CH 0:
Reg. 03 bit 3
CH 1:
Device State
Reg. 03 bit 7
CH 2:
Reg. 04 bit 3
CH 3:
Reg. 04 bit 7
(EN Control)
0 : Disable
0 : Disable
1 : Enable
1 : Enable
1
0
X
X
0
1
ACTIVE
STANDBY
ACTIVE
X
X
STANDBY
SIGNAL DETECT
The DS32EV400 features a signal detect circuit on each data channel. The status of the signal of each channel
can be determined by either reading the Signal Detect bit (SDn) in the SMBus registers (see Table 1) or by the
state of each SDn pin. An output logic high indicates the presence of a signal that has exceeded the ON
threshold value (called SD_ON). An output logic Low means that the input signal has fallen below the OFF
threshold value (called SD_OFF). These values are programmed via the SMBus (Table 1). If not programmed via
the SMBus, the thresholds take on the default values as shown in Table 4. The Signal Detect threshold values
can be changed through the SMBus. All threshold values specified are DC peak-to-peak differential signals
(positive signal minus negative signal) at the input of the device.
Table 4. Signal Detect Threshold Values
Channel 0: Bit 1
Channel 1: Bit 3
Channel2: Bit 5
Channel 3: Bit 7
Channel 0: Bit 0
Channel 1: Bit 2
Channel2: Bit 4
Channel 3: Bit 6
SD_OFF Threshold
Register 06 (mV)
SD_ON Threshold
Register 05 (mV)
0
0
1
1
0
1
0
1
40 (Default)
70 (Default)
30
55
45
55
90
75
OUTPUT LEVEL CONTROL
The output amplitude of the CML drivers for each channel can be controlled via the SMBus (see Table 1). The
default output level is 620 mVp-p. Table 5 presents the output level values supported:
Table 5. Output Level Control Settings
All Channels: Bit 3
All Channels: Bit 2
Output Level
Register 08 (mVP-P
)
0
0
1
1
0
1
0
1
400
540
620 (Default)
760
14
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
AUTOMATIC ENABLE FEATURE
It may be desirable to place unused channels in power-saving Standby mode. This can be accomplished by
connecting the Signal detect (SDn) pin to the Enable (ENn) pin for each channel (See Figure 9). In order for this
option to function properly, the register value for Reg. 07 should be 00'h (default value). If an input signal swing
applied to a data channel is above the voltage level threshold as shown in Table 4, then the SDn output pin is
asserted High. If the SDn pin is connected to the ENn pin, this will enable the equalizer, limiting amplifier, and
output buffer on the data channels; thus the DS32EV400 will automatically enter the ACTIVE state. If the input
signal swing falls below the SD_OFF threshold level, then the SDn output will be asserted Low, causing the
channel to be placed in the STANDBY state.
DS32EV400 APPLICATIONS INFORMATION
Limiting
Amplifier
CML
Driver
OUT_n ê
IN_n ê
Equalizer
ENn
Reg 07 = h‘00
(Default)
Signal Detect
SDn
Figure 9. Automatic Enable Configuration
DisplayPort™ Application
The DS32EV400 maybe used to extend the reach of the cable for DisplayPort applications. Typical DisplayPort
cables are in the 6 meter range. With the DS32EV400 Equalizer, nominal cables may be doubled to 12 meters in
length. The Quad devices supports 1, 2, or 4 channel applications.
The DS32EV400 is compatible with the high speed video channels of DisplayPort and can double the cable
reach from six meters nominal to twelve meters. The DS32EV400 provides 20 dB of equalization at 3 Gbps and
is well suited for the 2.7 Gbps DisplayPort application. Lengths up to 10 meters of 28 AWG can be supported on
the input and 2 meters on the output for 12 meters total. The DisplayPort AUX channel is a low speed line and
can be typically extended without the need of an equalizer. DisplayPort also provides 1.5W of power in the cable
which can be used to power the DS32EV400. A single Channel version is also available (DS32EV100).
UNUSED EQUALIZER CHANNELS
It is recommended to put all unused channels into standby mode.
GENERAL RECOMMENDATIONS
The DS32EV400 is a high performance circuit capable of delivering excellent performance. Careful attention
must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer
to the LVDS Owner's Manual for more detailed information on high speed design tips to address signal integrity
design issues.
PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS
The CML inputs and outputs must have a controlled differential impedance of 100Ω. It is preferable to route CML
lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if
possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of
a given differential pair. Route the CML signals away from other signals and noise sources on the printed circuit
board. See AN-1187 (SNOA401) for additional information on WQFN packages.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
POWER SUPPLY BYPASSING
Two approaches are recommended to ensure that the DS32EV400 is provided with an adequate power supply.
First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of
the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and GND
planes create a low inductance supply with distributed capacitance. Second, careful attention to supply
bypassing through the proper use of bypass capacitors is required. A 0.01µF bypass capacitor should be
connected to each VDD pin such that the capacitor is placed as close as possible to the DS32EV400. Smaller
body size capacitors can help facilitate proper component placement. Additionally, three capacitors with
capacitance in the range of 2.2 µF to 10 µF should be incorporated in the power supply bypassing design as
well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as
possible to the DS32EV400.
DC COUPLING
The DS32EV400 supports both AC coupling with external ac coupling capacitor, and DC coupling to its upstream
driver, or downstream receiver. With DC coupling, users must ensure the input signal common mode is within the
range of the electrical specification VICMDC and the device output is terminated with 50 Ω to VDD. When power-up
and power-down the device, both the DS32EV400 and the downstream receiver should be power-up and power-
down together. This is to avoid the internal ESD structures at the output of the DS32EV400 at power-down from
being turned on by the downstream receiver.
16
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
DS32EV400
www.ti.com
SNLS280F –AUGUST 2007–REVISED APRIL 2013
Typical Performance Eye Diagrams and Curves
Figure 10. Equalized Signal
(40 In FR4, 1 Gbps, PRBS7, 0x07 Setting)
Figure 11. Equalized Signal
(40 In FR4, 2.5Gbps, PRBS7, 0x07 Setting)
Figure 12. Equalized Signal
(40 In FR4, 3.2Gbps, PRBS7, 0x07 Setting)
Figure 13. Equalized Signal
(10m 24 AWG Twin-AX Cable, 3.2 Gbps, PRBS7, 0x07
Setting)
Figure 14. Equalized Signal
(32 In Tyco XAUI Backplane, 3.125 Gbps, PRBS7, 0x07
Setting)
Figure 15. DJ vs. EQ Setting (3.2 Gbps)
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: DS32EV400
DS32EV400
SNLS280F –AUGUST 2007–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision E (April 2013) to Revision F
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 17
18
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS32EV400
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
DS32EV400SQ/NOPB
ACTIVE
WQFN
NJU
48
250
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
DS32EV400
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DS32EV400SQ/NOPB
WQFN
NJU
48
250
178.0
16.4
7.3
7.3
1.3
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
WQFN NJU 48
SPQ
Length (mm) Width (mm) Height (mm)
208.0 191.0 35.0
DS32EV400SQ/NOPB
250
Pack Materials-Page 2
MECHANICAL DATA
NJU0048D
SQA48D (Rev A)
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明