LM49151TL/NOPB [TI]
具有集成 125mW 耳机放大器和 42mW 耳机放大器的 1.25W 单声道 D 类音频放大器 | YZR | 20 | -40 to 85;
| 型号： | LM49151TL/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有集成 125mW 耳机放大器和 42mW 耳机放大器的 1.25W 单声道 D 类音频放大器 | YZR | 20 | -40 to 85 放大器 商用集成电路 音频放大器 |
| 文件： | 总35页 (文件大小：687K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
LM49151 Boomer™ Audio Power Amplifier Series Mono Class D Audio Subsystem with
Earpiece Driver, Ground Referenced Headphone Amplifiers, Speaker Protection and No
Clip with Clip Control
Check for Samples: LM49151
1
FEATURES
DESCRIPTION
•
E2S Class D Amplifier
The LM49151 is a fully integrated audio subsystem
designed for portable handheld applications such as
cellular phones. The LM49151 combines a 1.25W
mono E2S class D amplifier, 125mW Class AB
earpiece driver, 42mW/channel stereo ground
referenced headphone drivers, volume control, input
mixer/multiplexer, and speaker protection into a
single device.
23
•
Ground Referenced Outputs — Eliminates
Output Coupling Capacitors
I2C Programmable No Clip Function with Clip
Control
•
•
•
•
•
•
•
•
Voltage Limiter Speaker Protection
I2C Volume and Mode Control
Ear Piece Amplifier
The LM49151 class D speaker amplifier features
Texas Instruments' unique Automatic Level Control
(ALC) that provides both a I2C programmable no-clip
feature with Clip Controls and speaker protection.
The E2S (Enhanced Emission Suppression) class D
amplifier features a patented, ultra low EMI PWM
architecture that significantly reduces RF emissions
while preserving audio quality and efficiency while
delivering 1.25W into an 8Ω load with <1% THD+N
with a 5V supply. The 42mW/channel headphone
drivers feature Texas Instruments' ground referenced
architecture that creates a ground-referenced output
from a single supply, eliminating the need for bulky
and expensive DC-blocking capacitors, saving space
and minimizing system cost.
Advanced Click-and-Pop Suppression
Low Supply Current
Micro-Power Shutdown
20-bump DSBGA Package
APPLICATIONS
•
•
•
•
•
Mobile Phones
PDAs
Notebook PCs
Portable Electronics Devices
MP3 Players
The LM49151 features separate volume controls for
the loudspeaker and headphone inputs. Mode
selection, shutdown control, and volume are
controlled through an I2C compatible interface. The
LM49151's superior click and pop suppression
eliminates audible transients on power-up/down and
during shutdown.
KEY SPECIFICATIONS
•
•
•
Output Power at VDD = 3.3V THD+N ≤ 1%
–
–
LS Mode, RL = 8Ω 520mW (Typ)
HP Mode, RL = 32Ω 40mW (Typ)
Output Power at VDD = 5V THD+N ≤ 1%
–
–
LS Mode, RL = 8Ω 1.25W (Typ)
HP Mode, RL = 32Ω 42mW (Typ)
Output Offset
–
–
LS Mode 15 6mV (Typ)
HP Mode 15 2mV (Typ)
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
3
Boomer is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009–2013, Texas Instruments Incorporated
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Typical Application
V
DD
LSV
DD
C
s2
C
s1
C
s3
1 µF
10 µF
1 µF
BYPASS
C
i
1 µF
INM+
INM-
LSOUT+
LSOUT-
CLASS
D
+12 dB,
+18 dB
Audio
Differential
Input
VOLUME
-80 dB to +18 dB
ALC
-6 dB
C
i
1 µF
SET
C
R
SET
SET
INL
LDO
VOLUME
-80 dB to +18 dB
0.1 µF
(Optional)
MIXER AND
OUTPUT MODE
SELECT
C
i
Audio
Single-Ended
Inputs
0.22 µF
-18 dB
to
HPL
0 dB
INR
VOLUME
-80 dB to +18 dB
C
i
0.22 µF
BYPASS
-18 dB
to
0 dB
BIAS
C
B
HPR
2.2 µF
2
I CV
DD
CHARGE PUMP
2
SDA
SCL
I C INTERFACE
GND
CPP
CPN
CPGND
CPV
SS
2.2 µF
C
1
2.2 µF
Figure 1. Typical Audio Amplifier Application Circuit
2
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Connection Diagram
LSOUT+
LSOUT-
LSV
CPV
C1P
C1N
SET
CPGND
4
3
2
1
DD
SS
SCL
BYPASS
HPL
SDA
GND
INR
HPR
2
I CV
DD
INL
V
DD
INM-
INM+
A
B
C
D
E
Figure 2. 20 Bump DSBGA Package
Top View
(See Package Number YZR0020)
BUMP DESCRIPTIONS
Bump
A1
A2
A3
A4
B1
B2
B3
B4
C1
C2
C3
C4
D1
D2
D3
D4
E1
E2
E3
E4
Name
I2CVDD
Description
I2C Power Supply
GND
Ground
LSOUT-
LSOUT+
VDD
Inverting Loudspeaker Output
Non-Inverting Loudspeaker Output
Analog Power Supply
I2C Data Input
SDA
SCL
I2C Clock Input
LSVDD
INL
Loudspeaker Power Supply
Left Channel Input
INR
Right Channel Input
Mid-Rail Supply Bypass
Charge Pump Output
Mono Channel Inverting Input
ALC Timing Control
BYPASS
CPVSS
INM-
SET
CPN
Charge Pump Flying Capacitor - Negative Terminal
Charge Pump Flying Capacitor - Positive Terminal
Mono Channel Non-Inverting Input
CPP
INM+
HPR
Right Channel Headphone Amplifier Output
Left Channel Headphone Amplifier Output
Charge Pump Ground
HPL
CPGND
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Absolute Maximum Ratings(1)(2)(3)
Supply Voltage(1)
6.0V
−65°C to +150°C
−0.3 to VDD +0.3
Internally Limited
2.0kV
Storage Temperature
Input Voltage
Power Dissipation(4)
ESD Rating(5)
ESD Rating(6)
200V
Junction Temperature
Soldering Information
Thermal Resistance
150°C
See AN-1112 (SNVA009) “DSBGA Wafer Level Chip Scale Package”
θJA (typ) - YZR0020
46.1°C/W
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature,
TA. The maximum allowable power dissipation is PDMAX = (TJMAX - TA) / θJA or the number given in Absolute Maximum Ratings,
whichever is lower.
(5) Human body model, applicable std. JESD22-A114C.
(6) Machine model, applicable std. JESD22-A115-A.
Operating Ratings
Temperature Range
−40°C ≤ TA ≤ +85°C
2.7V ≤ VDD ≤ 5.5V
1.7V ≤ I2CVDD ≤ 5.5V
I2CVDD ≤ VDD
Supply Voltage (VDD, LSVDD
)
Supply Voltage (I2CVDD
)
Electrical Characteristics 3.3V(1)(2)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
Symbol
Parameter
Conditions
Typical
Limits
(Limits)
(3)
(4)
VIN = 0, No Load
LS mode 1
3.7
4
5.5
6
mA (max)
mA (max)
mA (max)
mA (max)
mA (max)
mA
LS Mode 1, ALC enabled
HP Mode 8
4.9
0.8
7
7
IDD
Supply Current
EP Bypass Mode
1.3
10.5
LS+HP Mode 5 and 10
LS Mode 1, GAMP_SD = 1
HP Mode 8, GAMP_SD = 1
3
4.3
mA
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) Typical values represent most likely parametric norms at TA = +25ºC, and at the Recommended Operation Conditions at the time of
product characterization and are not ensured.
(4) Datasheet min/max specification limits are specified by test or statistical analysis.
4
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Electrical Characteristics 3.3V(1)(2) (continued)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
Symbol
Parameter
Shutdown Current
Conditions
Typical
Limits
(Limits)
(3)
(4)
ISD
0.04
1
µA (max)
VIN = 0
LS Mode 5, mono input
10
2
mV
HP Mode 5, mono input
6
5
mV (max)
mV (max)
mV
EP Bypass Mode, 1mono input
LS Mode 10, stereo input
0.8
10
2
VOS
Output Offset Voltage
HP Mode 10, stereo input
LS Mode 15, stereo + mono input
HP Mode 15, stereo + mono input
6
6
mV (max)
mV
10
2
mV (max)
HP Mode, CBYPASS = 2.2μF
Normal, TURN_ON_TIME = 0
Fast, TURN_ON_TIME = 1
tWU
Wake Up Time
27
15
ms
ms
dB (min)
dB (max)
Minimum Gain Setting
Maximum Gain Setting
–80
AVOL
Volume Control
18
dB
dB
Volume Control Step Error
±0.2
LS Mode
Gain 0
Gain 1
HP Mode
Gain 0
Gain 1
Gain 2
Gain 3
Gain 4
Gain 5
Gain 6
Gain 7
12
18
dB
dB
0
dB
dB
dB
dB
dB
dB
dB
dB
–1.5
–3
AV
Gain
–6
–9
–12
–15
–18
LS Output, HP Mode
POUT = 20mW
–96
–96
dB
dB
AVMUTE Mute Attention
HP Output, LS Mode
POUT = 250mW
MONO, RIN, LIN, Inputs
11
15.5
kΩ (min)
kΩ (max)
Maximum Gain Setting
13
110
62
RIN
Input Resistance
90
130
kΩ (min)
kΩ (max)
Minimum Gain Setting
EP Bypass Mode
50
80
kΩ (min)
kΩ (max)
f = 1kHz, THD+N = 1%
Two channels in phase
LS Mode 1
520
40
450
mW (min)
mW
PO
Output Power
HP Mode 8, RL = 16Ω
HP Mode 8, RL = 32Ω
EP Bypass Mode, RL = 8Ω
40
30
26
mW (min)
mW (min)
35
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Electrical Characteristics 3.3V(1)(2) (continued)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
Symbol
Parameter
Conditions
Typical
Limits
(Limits)
(3)
(4)
f = 1kHz
LS Mode 1, PO = 250mW
0.02
0.015
0.15
%
%
%
THD+N Total Harmonic Distortion + Noise
HP Mode 8, PO = 20mW
EP Bypass Mode, RL = 8Ω
f = 217Hz, VRIPPLE = 200mVPP; CB = 2.2µF
All audio inputs terminated to AC GND, output referred
LS Mode 1, mono input
72
67
71
91
83
81
95
dB
dB
dB
dB
dB
dB
dB
LS Mode 2, stereo input
LS mode 3, mono + stereo input
HP Mode 4, mono input
PSRR
Power Supply Rejection Ratio
HP Mode 8, stereo input
HP Mode 12, mono + stereo input
EP Bypass Mode, mono input
VRIPPLE = 200mVP-P, fRIPPLE = 217Hz, mono input
LS Mode 1
55
61
55
88
78
dB
dB
dB
%
CMRR Common Mode Rejection Ratio
HP Mode 4
EP Bypass Mode
η
Efficiency
Crosstalk
LS Mode, PO = 500mW
XTALK
HP Mode 8, PO = 12mW, RL = 32Ω, f = 1kHz
A-weighted, Inputs AC GND
LS Mode 1, mono input
dB
40
47
48
9
µV
µV
µV
µV
µV
µV
µV
LS Mode 2, stereo input
LS Mode 3, mono + stereo input
HP Mode 4, mono input
εOS
Output Noise
HP Mode 8, stereo input
10
11
10
HP Mode 12, mono + stereo input
EP Bypass Mode, mono input
LS Mode 1, PO = 500mW
HP Mode 4, PO = 40mW
90
102
dB
dB
SNR
Signal to Noise Ratio
TA
TR
Attack Time
ATTACK_TIME = 00
RELEASE_TIME = 00
0.75
1
ms
s
Release Time
LS Mode 1, THD+N ≤ 1%,
VOLTAGE_LEVEL
VLIMIT
Output Voltage Limit
001
010
011
4
4.8
5.6
VP-P
VP-P
VP-P
6
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Electrical Characteristics 5.0V(1)(2)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
(Limits)
Symbol
Parameter
Conditions
(3)
(4)
Typical
Limits
VIN = 0, No Load
LS mode 1, ALC disabled
LS Mode 1, ALC enabled
HP Mode 8
4.6
5.0
5.0
0.9
7.7
3.7
4.4
0.04
mA
mA
mA
IDD
Supply Current
EP Bypass Mode
mA
LS+HP Mode 5 and 10
LS Mode 1, GAMP_SD = 1
HP Mode 8, GAMP_SD = 1
mA
mA
mA
ISD
Shutdown Current
1
µA (max)
VIN = 0
LS Mode 5, mono input
HP Mode 5, mono input
EP Bypass Mode, mono input
LS Mode 10, stereo input
HP Mode 10, stereo input
LS Mode 15, stereo + mono input
HP Mode 15, stereo + mono input
10
2
mV
6
5
mV (max)
mV (max)
mV
1.2
10
2
VOS
Output Offset Voltage
6
6
mV (max)
mV
10
2
mV (max)
HP Mode, CBYPASS = 2.2μF
Normal, TURN_ON_TIME = 0
Fast, TURN_ON_TIME = 1
tWU
Wake Up Time
27
15
ms
ms
dB (min)
dB (max)
Minimum Gain Setting
Maximum Gain Setting
–80
AVOL
Volume Control
18
dB
dB
Volume Control Step Error
±0.2
LS Mode
Gain 0
Gain 1
HP Mode
Gain 0
Gain 1
Gain 2
Gain 3
Gain 4
Gain 5
Gain 6
Gain 7
12
18
dB
dB
0
dB
dB
dB
dB
dB
dB
dB
dB
–1.5
–3
AV
Gain
–6
–9
–12
–15
–18
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) Typical values represent most likely parametric norms at TA = +25ºC, and at the Recommended Operation Conditions at the time of
product characterization and are not ensured.
(4) Datasheet min/max specification limits are specified by test or statistical analysis.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Electrical Characteristics 5.0V(1)(2) (continued)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
(Limits)
Symbol
Parameter
Conditions
(3)
(4)
Typical
Limits
LS Output, HP Mode
POUT = 20mW
–96
–96
dB
dB
AVMUTE Mute Attention
HP Output, LS Mode
POUT = 250mW
MONO, RIN, LIN, Inputs
Maximum Gain Setting
Minimum Gain Setting
EP Bypass Mode
13
110
62
kΩ
kΩ
kΩ
RIN
Input Resistance
Output Power
f = 1kHz, THD+N = 1%
Two channels in phase
LS Mode 1
1.25
42
W
PO
HP Mode 8, RL = 16Ω
HP Mode 8, RL = 32Ω
EP Bypass Mode, RL = 8Ω
f = 1kHz
mW
mW
mW
43
137
LS Mode 1, PO = 600mW
HP Mode 8, PO = 20mW
EP Bypass Mode, PO = 60mW
f = 217Hz, VRIPPLE = 200mVPP; CB = 2.2µF
0.015
0.01
0.09
%
%
%
THD+N Total Harmonic Distortion + Noise
All audio inputs terminated to AC GND, output referred
LS Mode 1, mono input, AV = 6dB
LS Mode 2, stereo input, AV = 6dB
LS mode 3, mono + stereo input, AV = 6dB
HP Mode 4, mono input
75
71
71
91
80
79
97
dB
dB
dB
dB
dB
dB
dB
PSRR
Power Supply Rejection Ratio
HP Mode 8, stereo input
HP Mode 12, mono + stereo input
EP Bypass Mode, mono input
VRIPPLE = 200mVP-P, fRIPPLE = 217Hz, mono input
LS Mode 1
55
61
55
88
78
dB
dB
dB
%
CMRR Common Mode Rejection Ratio
HP Mode 4
EP Bypass Mode
η
Efficiency
Crosstalk
LS Mode, PO = 1W
XTALK
HP Mode 8, PO = 12mW, RL = 32Ω, f = 1kHz
A-weighted, Inputs AC GND
LS Mode 1, mono input
dB
41
41
43
9
µV
µV
µV
µV
µV
µV
µV
LS Mode 2, stereo input
LS Mode 3, mono + stereo input
HP Mode 4, mono input
εOS
Output Noise
HP Mode 8, stereo input
10
12
11
HP Mode 12, mono + stereo input
EP Bypass Mode, mono input
LS Mode 1, PO = 1.25W
HP Mode 4, PO = 40mW
96
102
dB
dB
SNR
Signal to Noise Ratio
8
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Electrical Characteristics 5.0V(1)(2) (continued)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
(Limits)
Symbol
Parameter
Conditions
(3)
(4)
Typical
Limits
LS Mode 1, THD+N ≤ 1%,
VOLTAGE_LEVEL
4
VP-P
VP-P
VP-P
VP-P
VP-P
VP-P
001
010
011
101
110
4.8
5.6
6.4
7.2
8
VLIMIT
Output Voltage Limit
I2C Interface Characteristics
VDD = 5V, 2.2V ≤ I2CVDD ≤ 5.5V(1)(2)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN = 12dB, HPGAIN = 0dB RL = 8Ω+30µH
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
Symbol
Parameter
Conditions
Typical
Limits
(Limits)
(3)
t1
t2
SCL Period
2.5
100
µs (min)
ns (min)
ns (min)
ns (min)
ns (min)
ns (min)
V (min)
SDA Setup Time
t3
SDA Stable Time
Start Condition Time
Stop Condition Time
SDA Data Hold Time
Input High Voltage
Input Low Voltage
0
t4
100
t5
100
t6
100
VIH
VIL
0.7xI2CVDD
0.3xI2CVDD
V (max)
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) Datasheet min/max specification limits are specified by test or statistical analysis.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
I2C Interface Characteristics
VDD = 3.3V, 1.7V ≤ I2CVDD ≤ 2.2V(1)(2)
The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB RL = 8Ω
(Loudspeaker), RL = 32Ω (Headphone), RL = 8Ω (Earpiece), CSET = 0.1µF, ALC disabled, f = 1kHz, unless otherwise
specified. Limits apply for TA = 25°C. (Note 7).
LM49151
Units
(Limits)
Symbol
Parameter
Conditions
Typical
Limits
(3)
t1
t2
SCL Period Time
2.5
250
µs (min)
ns (min)
ns (min)
ns (min)
ns (min)
ns (min)
V (min)
SCL Setup Time
t3
SDA Stable Time
Start Condition Time
Stop Condition Time
I2C Data Hold Time
Input Voltage High
Input Voltage Low
0
t4
250
t5
250
t6
250
VIH
VIL
0.7xI2CVDD
0.3xI2CVDD
V (max)
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) Datasheet min/max specification limits are specified by test or statistical analysis.
10
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Typical Performance Characteristics(1)
THD+N vs Frequency
THD+N vs Frequency
VDD = 3.3V, RL = 32Ω, POUT = 20mW
Headphone Mode 8
VDD = 3.3V, RL = 8Ω+30µH, POUT = 250mW
Speaker Mode 1
10
10
1
1
0.1
0.1
0.01
0.001
0.01
0.001
100
1k
20
100
1k
10k 20k
20
10k 20k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 3.
Figure 4.
THD+N vs Frequency
THD+N vs Frequency
VDD = 3.6V, RL = 8Ω+30µH, POUT = 300mW
VDD = 3.6V, RL = 32Ω, POUT = 20mW
Speaker Mode 1
Headphone Mode 8
10
10
1
1
0.1
0.1
0.01
0.001
0.01
0.001
20
100
1k
10k
20k
20
100
1k
10k 20k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 5.
Figure 6.
THD+N vs Frequency
THD+N vs Frequency
VDD = 5V, RL = 8Ω+30µH, POUT = 600mW
VDD = 5V, RL = 32Ω, POUT = 20mW
Speaker Mode 1
Headphone Mode 8
10
10
1
1
0.1
0.1
0.01
0.01
0.001
0.001
20
100
1k
10k 20k
10k 20k
20
100
1k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 7.
Figure 8.
(1) Data taken with BW = 22kHz except where specified.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics(1) (continued)
THD+N vs Frequency
THD+N vs Output Power
VDD = 3.3V, RL = 8Ω+30µH, f = 1kHz
Speaker Mode 1
VDD = 3.3V, RL = 8Ω, POUT = 20mW
Earpiece Bypass Mode
10
1
10
1
0.1
0.1
0.01
0.001
0.01
10k 20k
20
100
1k
10m
100m
1
FREQUENCY (Hz)
OUTPUT POWER (W)
Figure 9.
Figure 10.
THD+N vs Frequency
THD+N vs Output Power
VDD = 3.6V, RL = 8Ω, POUT = 30mW
VDD = 3.6V, RL = 8Ω+30µH, f = 1kHz
Earpiece Bypass Mode
Speaker Mode 1
10
1
10
1
0.1
0.1
0.01
0.001
0.01
20
100
1k
10k 20k
10m
100m
1
FREQUENCY (Hz)
OUTPUT POWER (W)
Figure 11.
Figure 12.
THD+N vs Frequency
THD+N vs Output Power
VDD = 5V, RL = 8Ω, POUT = 60mW
VDD = 5V, RL = 8Ω+30µH, f = 1kHz
Earpiece Bypass Mode
Speaker Mode 1
10
1
10
1
0.1
0.1
0.01
0.001
0.01
20
100
1k
10k 20k
10m
100m
1
2
FREQUENCY (Hz)
OUTPUT POWER (W)
Figure 13.
Figure 14.
12
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Typical Performance Characteristics(1) (continued)
THD+N vs Output Power
THD+N vs Output Power
VDD = 5V, RL = 32Ω, f = 1kHz
Headphone Mode 8
VDD = 3.3V, RL = 32Ω, f = 1kHz
Headphone Mode 8
10
1
10
1
0.1
0.01
0.1
0.01
0.001
0.001
1m
10m
100m
1m
10m
100m
OUTPUT POWER (W)
OUTPUT POWER (W)
Figure 15.
Figure 16.
THD+N vs Output Power
VDD = 3.6V, RL = 32Ω, f = 1kHz
Headphone Mode 8
THD+N vs Output Power
RL = 32Ω, f = 1kHz
Earpiece Bypass Mode
10
1
10
V
= 5V
DD
V
= 3.6V
DD
1
0.1
V
= 3.3V
DD
0.1
0.01
0.001
0.01
10m
50m
200m
1m
10m
100m
OUTPUT POWER (W)
OUTPUT POWER (W)
Figure 17.
Figure 18.
Output Power vs Supply Voltage
RL = 8Ω, f = 1kHz
Output Power vs Supply Voltage
RL = 32Ω, f = 1kHz
Speaker Mode 1
Headphone Mode 8
2000
70
60
50
40
30
20
10
0
THD+N = 10%
1750
1500
1250
1000
750
500
250
0
THD+N = 10%
THD+N = 1%
THD+N = 1%
2.5
3
3.5
4
4.5
5
5.5
2.5
3
3.5
4
4.5
5
5.5
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
Figure 19.
Figure 20.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics(1) (continued)
Output Power vs Supply Voltage
CMRR vs Frequency
VDD = 5V, VCM = 1VP-P, RL = 8Ω
Loudspeaker Mode 1
RL = 8Ω, f = 1kHz
Earpiece Bypass Mode
-20
-30
-40
-50
-60
-70
200
160
120
80
THD+N = 10%
THD+N = 1%
40
0
2.5
3
3.5
4
4.5
5
5.5
10
100
1k
10k
100k
SUPPLY VOLTAGE (V)
FREQUENCY (Hz)
Figure 21.
Figure 22.
CMRR vs Frequency
CMRR vs Frequency
VDD = 5V, VCM = 1VP-P, RL = 32Ω
VDD = 3.3V, VCM = 1VP-P, RL = 8Ω
Headphone Mode 4
Earpiece Bypass Mode
-50
-55
-60
-65
-70
-20
-30
-40
-50
-60
-70
10
100
1k
10k
100k
10
100
1k
10k
100k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 23.
Figure 24.
Crosstalk vs Frequency
PSRR vs Frequency
VDD = 3.3V, VCM = 1VP-P, RL = 32Ω
VDD = 3.3V, VRIPPLE = 200mVP-P, RL = 8Ω
Headphone Mode 8
Loudspeaker Mode 1
-20
-50
-55
-60
-65
-70
-75
-80
-85
-90
-30
-40
-50
-60
-70
-80
10
100
1k
10k
100k
10
100
1k
10k
100k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 25.
Figure 26.
14
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Typical Performance Characteristics(1) (continued)
PSRR vs Frequency
PSRR vs Frequency
VDD = 3.3V, VRIPPLE = 200mVP-P, RL = 32Ω
Headphone Mode 4
VDD = 3.3V, VRIPPLE = 200mVP-P, RL = 8Ω
Loudspeaker Mode 2
-50
-20
-30
-40
-50
-60
-70
-80
-60
-70
-80
-90
-100
10
100
1k
10k
100k
10
100
1k
10k
100k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 27.
Figure 28.
PSRR vs Frequency
PSRR vs Frequency
VDD = 3.3V, VRIPPLE = 200mVP-P, RL = 32Ω
VDD = 3.3V, VRIPPLE = 200mVP-P, RL = 8Ω
Headphone Mode 8
Earpiece Bypass Mode
-40
-50
-50
-60
-70
-60
-70
-80
-80
-90
-90
-100
-110
-100
10
100
1k
10k
100k
10
100
1k
10k
100k
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 29.
Figure 30.
Efficiency vs Output Power
VDD = 3.3V, RL = 8Ω, f = 1kHz
Speaker Mode 1
Efficiency vs Output Power
VDD = 3.6V, RL = 8Ω, f = 1kHz
Speaker Mode 1
100
90
80
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
0
200
400
600
800
0
200
400
600
800
OUTPUT POWER (mW)
OUTPUT POWER (mW)
Figure 31.
Figure 32.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics(1) (continued)
Efficiency vs Output Power
Power Dissipation vs Output Power
RL = 8Ω, f = 1kHz
VDD = 5V, RL = 8Ω, f = 1kHz
Speaker Mode 1
Speaker Mode 1
100
90
80
70
60
50
40
30
20
10
0
200
150
100
50
V
= 5V
DD
V
= 3.6V
DD
V
= 3.3V
DD
0
0
200
400
600
800 1000 1200
0
250
500
750 1000 1250 1500
OUTPUT POWER (mW)
OUTPUT POWER (mW)
Figure 33.
Figure 34.
Power Dissipation vs Output Power
RL = 32Ω, f = 1kHz
Power Dissipation vs Output Power
RL = 32Ω, f = 1kHz
Headphone Mode 8
Earpiece Bypass Mode
Figure 35.
Figure 36.
Supply Current vs Supply Voltage
Headphone Mode 8, No Load
Supply Current vs Supply Voltage
Earpiece Bypass Mode, No Load
5.2
5
1
0.95
0.9
4.8
4.6
4.4
4.2
4
0.85
0.8
Gain Amp ON
0.75
0.7
Gain Amp OFF
2.5
3
3.5
4
4.5
5
5.5
2.5
3
3.5
4
4.5
5
5.5
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
Figure 37.
Figure 38.
16
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Typical Performance Characteristics(1) (continued)
Clip Control Levels
Voltage Limiter Function
VDD = 3.3V, RL = 8Ω+30µH
fIN = 1kHz, LS_GAIN = 0
VDD = 3.3V, VIN = 8VPP Shaped Burst, 1kHz
Blue = No Clip Disabled, Gray = Low
Light Green = Medium, Green = High, Yellow = Max
4
1.0
0.8
0.6
Voltage Limiter off
2
0
5.6V
PP
4.8V
4V
PP
PP
0.4
0.2
0
-2
-4
0
1
2
3
4
0
1
2
3
4
5
6
7
INPUT VOLTAGE (V
)
TIME (ms)
PP
Figure 39.
Figure 40.
Clip Control Levels
Voltage Limiter Function
VDD = 3.6V, RL = 8Ω+30µH
fIN = 1kHz, LS_GAIN = 0
VDD = 3.6V, VIN = 8VPP Shaped Burst, 1kHz
Blue = No Clip Disabled, Gray = Low
Light Green = Medium, Green = High, Yellow = Max
4
1.0
0.8
0.6
Voltage Limiter off
6.4V
PP
2
0
5.6V
PP
4.8V
PP
4V
PP
0.4
0.2
0
-2
-4
0
1
2
3
4
0
1
2
3
4
5
6
7
8
TIME (ms)
INPUT VOLTAGE (V
)
PP
Figure 41.
Figure 42.
Clip Control Levels
Voltage Limiter Function
VDD = 5V, RL = 8Ω+30µH
fIN = 1kHz, LS_GAIN = 0
VDD = 5V, VIN = 8VP-P Shaped Burst, 1kHz
Blue = No Clip Disabled, Gray = Low
Light Green = Medium, Green = High, Yellow = Max
5
2.0
1.6
1.2
0.8
0.4
0
Voltage Limiter off
2.5
0
8V
PP
7.2V
PP
6.4V
PP
5.6V
4.8V
PP
PP
-2.5
4V
PP
-5
1
2
3
4
5
9
10 11
0
1
2
3
4
5
6
7
8
TIME (ms)
INPUT VOLTAGE (V
)
PP
Figure 43.
Figure 44.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics(1) (continued)
No Clip Function
No Clip Function
VDD = 3.3V, RLIN = 8Ω+30µH, fIN = 1kHz, LS_GAIN = 0
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
VDD = 3.3V, RLIN = 8Ω+30µH, fIN = 1kHz, LS_GAIN = 1
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
1
10
1
10
TTT
No Clip
Disabled
No Clip
Disabled
100m
10m
1.0
100m
10m
1.0
No Clip
Enabled
0.1
0.1
No Clip
Enabled
0.01
0.01
1m
1m
1
2
4
6
8
1
2
4
6
8
INPUT VOLTAGE (V
)
PP
INPUT VOLTAGE (V
)
PP
Figure 45.
Figure 46.
No Clip Function
No Clip Function
VDD = 3.6V, RLIN = 8Ω+30µH, fIN = 1kHz, LS_GAIN = 0
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
VDD = 3.6V, RLIN = 8Ω+30µH, fIN = 1kHz, LS_GAIN = 1
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
1
10
1
10
No Clip
Disabled
No Clip
Disabled
100m
10m
1.0
100m
10m
1.0
No Clip
Enabled
0.1
0.1
No Clip
Enabled
0.01
0.01
1m
1m
1
2
4
6
8
1
2
4
6
8
INPUT VOLTAGE (V
)
PP
INPUT VOLTAGE (V
)
PP
Figure 47.
Figure 48.
No Clip Function
No Clip Function
VDD = 5V, RLIN = 8Ω+30µH, fIN = 1kHz, LS_GAIN = 0
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
VDD = 5V, RLIN = 8Ω+30µH, fIN = 1kHz, LS_GAIN = 1
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
2
20
2
20
No Clip
Disabled
No Clip
Disabled
100m
10m
1m
100m
10m
1m
1.0
1.0
No Clip
Enabled
0.1
0.1
No Clip
Enabled
0.01
12
0.01
12
8
1
2
4
6
8
1
2
4
6
INPUT VOLTAGE (V
)
INPUT VOLTAGE (V
)
PP
PP
Figure 49.
Figure 50.
18
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
APPLICATION INFORMATION
WRITE-ONLY I2C COMPATIBLE INTERFACE
The LM49151 is controlled through an I2C compatible serial interface that consists of a serial data line (SDA) and
a serial clock (SCL). The SCL and SDA lines are uni-directional write only interface. The LM49151 and the
master can communicate at clock rates up to 400kHz. Figure 51 shows the I2C interface timing diagram. Data on
the SDA line must be stable during the HIGH period of SCL. The LM49151 is a slave-only device, reliant upon
the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a
STOP condition (Figure 52). Each data word and device address transmitted over the bus is 8 bits long and is
always followed by an acknowledge pulse (Figure 53). The LM49151 device address is 11111000.
I2C BUS FORMAT
The bus format for the I2C interface is shown in Figure 53. The bus format diagram is broken up into six major
sections: The "start" signal is generated by lowering the data signal while the clock signal is HIGH. The start
signal will alert all devices attached to the I2C bus to check the incoming address against their own address. The
8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock.
Each address bit must be stable while the clock level is HIGH. After the last bit of the address bit is sent, the
master releases the data line HIGH (through a pull-up resistor). Then the master sends an acknowledge clock
pulse. If the LM49151 has received the address correctly, then it holds the data line LOW during the clock pulse.
If the data line is not held LOW during the acknowledge clock pulse, then the master should abort the rest of the
data transfer to the LM49151. The 8 bits of data are sent next, most significant bit first. Each data bit should be
valid while the clock level is stable HIGH. After the data byte is sent, the master must check for another
acknowledge to see if the LM49151 received the data. If the master has more data bytes to send to the
LM49151, then the master can repeat the previous two steps until all data bytes have been sent. The "stop"
signal ends the transfer. To signal "stop", the data signal goes HIGH while the clock signal is HIGH. The data line
should be held HIGH when not in use.
I2C INTERFACE POWER SUPPLY PIN (I2CVDD)
The LM49151's I2C interface is powered up through the I2CVDD pin. The LM49151 I2C interface operates at a
voltage level set by the I2CVDD pin which can be set independent to that of the main power supply pin VDD. This
is ideal whenever logic levels for the I2C interface are dictated by a microcontroller or microprocessor that is
operating at a lower supply voltage than the main battery of a portable system.
Figure 51. I2C Timing Diagram
SDA
SCL
S
P
START condition
STOP condition
Figure 52. Start and Stop Diagram
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
SCL
ACK
ACK
START
MSB
DEVICE ADDRESS
LSB
MSB
REGISTER DATA
LSB
STOP
R/W
SDA
Figure 53. Example I2C Write Cycle
DEVICE ADDRESS REGISTER
Table 1. Device Address
B7
B6
B5
B4
B3
B2
B1
B0 (W)
Device
Address
1
1
1
1
1
0
0
0
I2C CONTROL REGISTER
Table 2. I2C Control
B7
B6
B5
B4
B3
B2
I2CVDD_SD
B1
B0
TURN_ON
_TIME
Shutdown Control
0
0
0
GAMP_SD
HPR_SD
PWR_ON
Mode Control
0
0
0
1
1
0
1
1
0
0
1
0
1
0
1
EP_BYPASS
ATTACK_TIME
RELEASE TIME
INPUT_MUTE LS_GAIN
MODE_CONTROL
VOLTAGE_LEVEL
Voltage Limit Control
No Clip Control
Gain Control
OUTPUT_CLIP_CONTROL
HP_GAIN
Mono Volume Control
MONO_VOL
Stereo Volume
Control
1
1
1
1
0
1
STEREO_VOL
0
SS Control
0
0
0
SS_EN
SHUTDOWN CONTROL REGISTER
This register is used to control shutdown operation of the device.
Table 3. Shutdown Control
Bit
Name
Value
Description
This enables or disables the device.
PWR_ON
Status
B0
PWR_ON
0
Device disabled
Device enabled
1
This control the turn on time of the device.
TURN_ON_TIME
Status
B1
B2
B3
TURN_ON_TIME
I2CVDD_SD
0
Normal turn on time (27ms)
Fast turn on time (15ms)
Status
1
I2CVDD_SD
I2CVDD acts as an active low RESET input. If I2CVDD drops below 1.1V, the
0
1
device resets and the I2C registers are restored to their default state.
Normal Operation. I2CVDD voltage does not reset the device.
This disables the right headphone output.
HPR_SD
Status
HPR_SD
0
1
Normal Operation
Headphone right disabled
20
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Table 3. Shutdown Control (continued)
Bit
Name
Value
Description
This disables the gain amplifiers that are not in use to minimize IDD. This setting is recommended
for output modes 1, 2, 4, 5, 8, 10.
GAMP_SD
Status
B4
GAMP_SD
0
1
Normal operation
Disable the unused gain amplifiers
MODE CONTROL REGISTER
This register is used to control shutdown operation of the device.
Table 4. Output Mode Selection (see legend below(1)
)
Bits
Field
Description
B3:B0
MODE
_CONTROL
This set the different mixers output modes.
Mode_
Control
Mode
Loudspeaker
Headphone Right
Headphone Left
0000
0
1
2
SD
SD
SD
SD
SD
SD
SD
0001
GM x M
0010
2 x (GL x L + GR x R)
2 x (GL x L + GR x R)
+ GM x M
0011
3
SD
SD
0100
0101
0110
4
5
6
SD
GM x M/2
GM x M/2
GM x M/2
GM x M/2
GM x M/2
GM x M/2
GM x M
2 x (GL x L + GR x R)
2 x (GL x L + GR x R) +
GM x M
0111
7
GM x M/2
GM x M/2
1000
1001
1010
8
9
SD
GR x R
GR x R
GR x R
GL x L
GL x L
GL x L
GM x M
10
2 x (GL x L + GR x R)
2 x (GL x L + GR x R)
+ GM x M
1011
11
GR x R
GL x L
1100
1101
1110
12
13
14
SD
GR x R + GM x M/2
GR x R + GM x M/2
GR x R + GM x M/2
GL x L + GM x M/2
GL x L + GM x M/2
GL x L + GM x M/2
GM x M
2 x (GL x L + GR x R)
2 x (GL x L + GR x R)
+ GM x M
1111
15
GR x R + GM x M/2
GL x L + GM x M/2
B4
EP_BYPASS
This makes the loudspeaker and headphone amplifiers into shutdown mode and enables receiver bypass
path.
0
1
Normal output mode operation
Enable the receiver bypass path
(1) M: Mono differential input
R: Right channel stereo input
L: Left channel stereo input
SD: Shutdown
GM : Differential input gain path
GR: Right channel input gain path
GL: Left channel input gain path
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
VOLTAGE LIMIT CONTROL REGISTER
This register is used to control output voltage limiter settings and attack time of the automatic level circuit:
Table 5. Voltage Limit Control
Bits
Field
Description
B2:B0
VOLTAGE_LEVEL
This sets the output voltage limit level.
000
001
010
011
100
101
110
111
Voltage limit disabled
VTH(VLIM) = 4VP-P
VTH(VLIM) = 4.8VP-P
VTH(VLIM) = 5.6VP-P
VTH(VLIM) = 6.4VP-P
VTH(VLIM) = 7.2VP-P
VTH(VLIM) = 8VP-P
Voltage limit disabled
B4:B3
ATTACK _TIME
This sets the Attack time of automatic level control circuit. It is based
on characterization data and CSET = 0.1μF (see ATTACK TIME
section)
00
01
10
11
0.75ms
1ms
1.5ms
2ms
NO CLIP CONTROL REGISTER
This register is used to control output clip control settings and release time of the automatic level circuit:
Table 6. No Clip Control
Bits
Field
Description
This sets the output clip limit level.
B2:B0
OUTPUT_CLIP_CONTROL
No Clip disabled, output clip control
disabled
000
001
No Clip enabled, output clip control
disabled
010
011
100
101
Low
Medium
High
Max
No Clip enabled, output clip control
disabled
110
111
No Clip enabled, output clip control
disabled
B4:B3
RELEASE_TIME
This sets the release time of automatic level control circuit. It is
based on characterization data and CSET = 0.1μF (see RELEASE
TIME section)
00
01
10
11
1s
0.8s
0.65s
0.4s
22
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
GAIN CONTROL REGISTER
This register is used to control gain level for on the outputs:
Table 7. Gain Control
Bits
Field
Description
B2:B0
HP_GAIN
This sets the headphone output gain level.
000
0dB
–1.5dB
–3dB
001
010
011
–6dB
100
–9dB
101
–12dB
–15dB
–18dB
110
111
B3
B4
LS_GAIN
This sets the loudspeaker output gain level.
0
1
12dB
18dB
INPUT_MUTE
This sets the inputs into lower power mute mode.
0
1
Normal operation
Device inputs are in mute mode
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
VOLUME CONTROL REGISTER
These registers are used to control output volume control levels for Loudspeaker and Headphone:
Table 8. LS GAIN / HP GAIN
Bits
Field
Description
B4:B0
MONO_VOL
STEREO_VOL
This programs the Earpiece, Loudspeaker, and Headphone volume
level.
VOL
Level (dB)
MUTE
–46.5
–40.5
–34.5
–30
–27
–24
–21
–18
–15
–13.5
–12
–10.5
–9
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
01111
10000
10001
10010
10011
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
–7.5
–6
–4.5
–3
–1.5
0
1.5
3
4.5
6
7.5
9
10.5
12
13.5
15
16.5
18
SPREAD SPECTRUM CONTROL REGISTER
This register controls the spread spectrum mode of the class D amplifier:
Table 9. SS Control
Bits
Field
Description
This sets the spread spectrum mode of the Class D amplifier.
B0
SS_ENB
0
1
Spread Spectrum Disabled
Spread Spectrum Enabled
24
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
DIFFERENTIAL AMPLIFIER EXPLANATION
The LM49151 features a differential input stage, which offers improved noise rejection compared to a single-
ended input amplifier. Because a differential input amplifier amplifies the difference between the two input
signals, any component common to both signals is cancelled. An additional benefit of the differential input
structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to
both inputs, and thus cancelled by the amplifier, the LM49151 can be used without input coupling capacitors
when configured with a differential input signal.
INPUT MIXER/MULTIPLEXER
The LM49151 includes a comprehensive mixer multiplexer controlled through the I2C interface. The
mixer/multiplexer allows any input combination to appear on any output of LM49151. Multiple input paths can be
selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the
selected channel. Table 5 (MODE CONTROL) shows how the input signals are mixed together for each possible
input selection.
SHUTDOWN FUNCTION
The LM49151 features the following shutdown controls: Bit B4 (GAMP_SD) of the SHUTDOWN CONTROL
register controls the gain amplifiers. When GAMP_SD = 1, it disables the gain amplifiers that are not in use. For
example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are
disabled, causing the IDD to be minimized. Bit B0 (PWR_ON) of the SHUTDOWN CONTROL register is the
global shutdown control for the entire device. Set PWR_ON = 0 for normal operation. PWR_ON = 1 overrides
any other shutdown control bit.
CLASS D AMPLIFIER
The LM49151 features a mono class D audio power amplifier with a filterless modulation scheme that reduces
external component count, conserving board space and reducing system cost. With no signal applied, the
outputs (LSOUT+ and LSOUT-) switch between VDD and GND with 50% duty cycle, in phase, causing the two
outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the
load in the idle state.
With an input signal applied, the duty cycle (pulse width) of the class D output changes. For increasing output
voltage, the duty cycle of LSOUT+ increases, while the duty cycle of LSOUT- decreases. For decreasing output
voltages, the converse occurs. The difference between the two pulse widths yields the differential output voltage.
ENHANCED EMISSIONS SUPPRESSION (E2S)
The LM49151 class D amplifier features Texas Instruments' patent-pending E2S system that reduces EMI, while
maintaining high quality audio reproduction and efficiency. The E2S system features selectable spread spectrum
and advanced edge rate control (ERC). The LM49151 class D ERC greatly reduces the high frequency
components of the output square waves by controlling the output rise and fall times, slowing the transitions to
reduces RF emissions, while maximizing THD+N and efficiency performance.
FIXED FREQUENCY
The LM49151 class D amplifier features two modulation schemes, a fixed frequency mode and a spread
spectrum mode. Select the fixed frequency mode by setting bit B0 (SS_EN) of the SS CONTROL register to 0. In
fixed frequency mode, the loudspeaker outputs switch at a constant 300kHz. The output spectrum consists of the
300kHz fundamental and its associated harmonics.
SPREAD SPECTRUM
The selectable spread spectrum mode minimizes the need for output filters, ferrite beads or chokes. In spread
spectrum mode, the switching frequency varies randomly by 30% about a 300kHz center frequency, reducing the
wideband spectral content, improving EMI emission radiated by the speaker and associated cables and traces.
Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching
frequency, the spread spectrum architecture spreads that energy over a larger bandwidth. The cycle-to-cycle
variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set bit B0 (SS_EN)
of the SS CONTROL register to 1 to enable spread spectrum mode.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
GROUND REFERENCED HEADPHONE AMPLIFIER
The LM49151 features a low noise inverting charge pump that generates an internal negative supply voltage.
This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional
headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220μF)
are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving
board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In
traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that
not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass
response. Because the LM49151 does not require the output coupling capacitors, the low frequency response of
the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the
ground referenced output nearly doubles the available dynamic range of the LM49151 headphone amplifiers
when compared to a traditional headphone amplifier operating from the same supply voltage.
EARPIECE (EP) BYPASS
When B4 of MODE_CONTROL register is set to 1, earpiece amplifier is enabled and differential inputs are
passed down to speaker outputs. This in turn disables the class D amplifier.
AUTOMATIC LIMITER CONTROL (ALC)
When enabled, the ALC continuously monitors and adjusts the gain of the loudspeaker amplifier signal path if
necessary. The ALC serves two functions: voltage limiter/speaker protection and output clip prevention (No-Clip)
with four clip controls levels. The voltage limiter/speaker protection prevents an output overload condition by
maintaining the loudspeaker output signal below a preset amplitude (See VOLTAGE LIMITER section). The No
Clip feature monitors the output signal and maintains audio quality by preventing the loudspeaker output from
exceeding the amplifier’s headroom (see NO CLIP/OUTPUT CLIP CONTROL section). The voltage limiter
thresholds, clip control levels, attack and release times are configured through the I2C interface.
VOLTAGE LIMITER
The voltage limiter function of the ALC monitors and prevents the audio signal from exceeding the voltage limit
threshold (Figure 54). The voltage limit threshold (VTH(VLIM)) is set by bits B2:B0 in the Voltage Limit Threshold
Register (see Table 6). Although the ALC reduces the gain of the speaker path to maintain the audio signal
below the voltage limit threshold, it is still possible to overdrive the speaker output in which case loudspeaker
output will exceed the voltage limit threshold and cause clipping on the output, and speaker damage is possible.
Please see the ALC HEADROOM section for further details.
OFF
4.8V
4V
5.6V
6.4V
7.2V
P-P
8V
P-P
P-P
P-P
P-P
P-P
Figure 54. Voltage Limit Output Level
NO CLIP/OUTPUT CLIP CONTROL
The LM49151 No Clip circuitry detects when the loudspeaker output is near clipping and reduces the signal gain
to prevent output clipping and preserve audio quality (Figure 55). Although the ALC reduces the gain of the
speaker path to prevent output clipping, it is still possible to overdrive the speaker output. Please see the ALC
HEADROOM section for further details.
26
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
+V
+V
OUT(MAX)
OUT(MAX)
-V
-V
OUT(MAX)
OUT(MAX)
No Clip Enabled
No Clip Disabled
Figure 55. No Clip Function
The LM49151 also features an output clip control that allows a certain amount of clipping at the output in order to
increase the loudspeaker output power. The clip level is set by B2:B0 in the No Clip Control Register (see
Table 7). The clip control works by allowing the output to enter clipping before the ALC turns on and maintains
the output level. The clip control has four levels: low, medium, high and max. The low and max clip level control
settings give the lowest distortion and highest distortion respectively on the output (see Figure 56). The actual
output level of the device will depend upon the supply voltage, and the output power will depend upon the load
impedance.
4
2
0
-2
-4
0
1
2
3
4
TIME (ms)
Figure 56. Clip Control Levels
VDD = 3.3V, VIN = 8VPP Shaped Burst, 1kHz
Blue = No Clip Disabled, Gray = Low, Light Green = Medium
Green = High, Yellow = Max
ALC HEADROOM
When either voltage limiter or no clip is enabled, it is still possible to drive LM49151 into clipping by overdriving
the input volume stage of the signal path beyond its output dynamic range. In this case, clipping occurs at the
input volume stage, and although ALC is active, the gain reduction will have no effect on the output clipping. The
maximum input that can safely pass through the input volume stage can be calculated by following formula:
VDD
VIN
Ç
Av (volume gain)
(1)
So in the case of 0 dB volume gain, audio input has to be less than VDD for both voltage limiter or No clip
settings.
When voltage limiter is enabled, ALC can reach its max attenuation for lower voltage limit levels as shown in the
Figure 57. Typically, after the ALC started working, with 6 dB of audio input change ALC is well within its
regulation. Voltage limiter Input headroom can be increased by switching to the LS_GAIN to 18dB in the Gain
Control Register (see Table 7).
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
1.0
Voltage Limiter off
0.8
V
> V
DD
5.6V
IN
PP
0.6
4.8V
PP
4V
PP
0.4
0.2
0
ALC max attenuation
0
1
2
3
4
5
6
7
INPUT VOLTAGE (V
PP
)
Figure 57. Voltage Limiter Function
VDD = 3.3V, RL = 8Ω+30µH
fIN = 1kHz, LS_GAIN = 0
1
10
No Clip
Disabled
100m
10m
1.0
No Clip
Enabled
0.1
0.01
1m
1
2
4
6
8
INPUT VOLTAGE (V
PP
)
Figure 58. No Clip Function
VDD = 3.3V, RL = 8Ω+30µH
fIN = 1kHz, LS_GAIN = 0
Blue, Green = Output Power vs Input Voltage
Gray, Yellow = THD+N vs Input Voltage
When No Clip is enabled, class D speaker output reduces when it’s about to enter clipping region and power stay
constant as long as VIN is less than VDD for 0 dB volume gain (see Figure 58). For example, in the case of VDD
=
3.3V, there is a 6 dB of headroom for the change in input. Please see the ALC typical performance curves for
additional plots relating to different supply voltages and LS_GAIN settings for specific application parameters.
ATTACK TIME
Attack time (tATK) is the time it takes for the gain to be reduced by 6dB (LS_GAIN=0) once the audio signal
exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as
symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain
reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to
ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow
can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the
case of the Voltage limiter. The attack time is set by a combination of the value of CSET and the attack time
coefficient as given by Equation 2:
tATK = 20kΩCSET / αATK (s)
(2)
Where αATK is the attack time coefficient (Table 10) set by bits B4:B3 in the Voltage Limit Control Register (see
Table 7). The attack time coefficient allows the user to set a nominal attack time. The internal 20kΩ resistor is
subject to temperature change, and it has tolerance between -11% to +20%.
28
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
www.ti.com
SNAS482F –MARCH 2009–REVISED MARCH 2013
Table 10. Attack Time Coefficient
B5
0
B4
0
αATK
2.667
2
0
1
1
0
1.333
1
1
1
RELEASE TIME
Release time (tRL) is the time it takes for the gain to return from 6dB (LS_GAIN=0) to its normal level once the
audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients,
preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time
contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is
set by a combination of the value of CSET and release time coefficient as given by Equation 3:
tRL = 20MΩCSET / αRL (s)
(3)
where αRL is the release time coefficient (Table 11) set by bits B4:B3 in the No Clip Control Register. The release
time coefficient allows the user to set a nominal release time. The internal 20MΩ is subject to temperature
change, and it has tolerance between -11% to +20%.
Table 11. Release Time Coefficient
B5
0
B4
0
αRL
2
0
1
2.5
3
1
0
1
1
5
PROPER SELECTION OF EXTERNAL COMPONENTS
ALC Timing (CSET) Capacitor Selection
The recommended range value of CSET is between .01μF to 1μF. Lowering the value below .01μF can increase
the attack time but LM49151 ALC ability to regulate its output can be disrupted and approaches the hard limiter
circuit. This in turn increases the THD+N and audio quality will be severely affected.
Charge Pump Capacitor Selection
Use low ESR ceramic capacitors (less than 100mΩ) for optimum performance.
Charge Pump Flying Capacitor (C1)
The flying capacitor (C1), see Figure 1, affects the load regulation and output impedance of the charge pump. A
C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued
C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2µF, the
RDS(ON) of the charge pump switches and the ESR of C1 and CPVSS dominate the output impedance. A lower
value capacitor can be used in systems with low maximum output power requirements.
Charge Pump Hold Capacitor (CPVSS
)
The value and ESR of the hold capacitor (CPVSS) directly affects the ripple on CPVSS. (see Figure 1) Increasing
the value of CPVSS reduces output ripple. Decreasing the ESR of CPVSS reduces both output ripple and charge
pump output impedance. A lower value capacitor can be used in systems with low maximum output power
requirements.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: LM49151
TI Confidential - NDA Restrictions
LM49151
SNAS482F –MARCH 2009–REVISED MARCH 2013
www.ti.com
Input Capacitor Selection
Input capacitors may be required for some applications, or when the audio source is single-ended. Input
capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of
the audio source and the bias voltage of the LM49151. The input capacitors create a high-pass filter with the
input resistors RIN. The -3dB point of the high-pass filter is found using Equation 4 below.
f = 1/ 2πRINCIN (Hz)
(4)
Where the value of RIN is given in the Electrical Characteristics Table.
High-pass filtering the audio signal helps protect the speakers. When the LM49151 is using a single-ended
source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the
power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not
amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance
matching and improved CMRR and PSRR.
Revision History
Rev
0.01
0.02
0.03
0.04
0.05
0.06
0.07
0.08
0.09
0.10
0.11
0.12
0.13
0.14
F
Date
Description
02/12/09
02/23/09
03/05/09
03/24/09
03/25/09
03/26/09
04/01/09
04/09/09
04/15/09
05/19/09
09/04/09
09/18/09
10/29/09
08/20/12
03/21/2013
Initial PDF.
Text edits.
Text edits.
Text edits and added more graphs.
Cosmetic fixes.
Released 1–4 pages.
Text edits.
Text edits and edited the Ordering Information table.
Text edits.
Text edits.
Text edits.
Text edits.
Fixed typos on Table 4.
Full D/S to be released.
Changed layout of National Data Sheet to TI format
30
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM49151
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LM49151TL/NOPB
LM49151TLX/NOPB
ACTIVE
ACTIVE
DSBGA
DSBGA
YZR
YZR
20
20
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 85
-40 to 85
GL7
GL7
3000 RoHS & Green
SNAGCU
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
29-Nov-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LM49151TL/NOPB
LM49151TLX/NOPB
DSBGA
DSBGA
YZR
YZR
20
20
250
178.0
178.0
8.4
8.4
2.34
2.34
2.85
2.85
0.76
0.76
4.0
4.0
8.0
8.0
Q1
Q1
3000
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
29-Nov-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LM49151TL/NOPB
LM49151TLX/NOPB
DSBGA
DSBGA
YZR
YZR
20
20
250
208.0
208.0
191.0
191.0
35.0
35.0
3000
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
LM49151TLX
Mono Class D Audio Subsystem with Earpiece Driver, Ground Referenced Headphone Amplifiers, Speaker Protection and No Clip with Clip Control
NSC
LM49153
LM49153 Mono Audio Subsystem with Class G Headphone Amplifier, Class D SpeakerAmplifier, Noise Gate and Speaker Protection
TI
LM49153TM
LM49153 Mono Audio Subsystem with Class G Headphone Amplifier, Class D SpeakerAmplifier, Noise Gate and Speaker Protection
TI
LM49153TME/NOPB
Mono Audio Subsys w/ class G Headphone Amp Class D Speaker Amp Noise Gate & Speaker Protection 25-DSBGA -40 to 85
TI
LM49153TMX
LM49153 Mono Audio Subsystem with Class G Headphone Amplifier, Class D SpeakerAmplifier, Noise Gate and Speaker Protection
TI
LM49153TMX/NOPB
Mono Audio Subsystem with Class G Headphone Amplifier, Class D Speaker Amplifier, Noise Gate and Speaker Protection
TI
LM49153_15
Mono Audio Subsystem with Class G Headphone Amplifier, Class D Speaker Amplifier, Noise Gate and Speaker Protection
TI
©2020 ICPDF网 联系我们和版权申明