LM4929MMX/NOPB [TI]

40mW 单声道模拟输入耳机放大器 | DGS | 10 | -40 to 85;
LM4929MMX/NOPB
型号: LM4929MMX/NOPB
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

40mW 单声道模拟输入耳机放大器 | DGS | 10 | -40 to 85

放大器 光电二极管 商用集成电路
文件: 总22页 (文件大小:1449K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
LM4929 Boomer™ Audio Power Amplifier Series Stereo 40mW Low Noise Headphone  
Amplifier with OCL Output  
Check for Samples: LM4929  
1
FEATURES  
DESCRIPTION  
The LM4929 is an stereo audio power amplifier  
capable of delivering 40mW per channel of  
continuous average power into a 16load or 25mW  
per channel into a 32load at 1% THD+N from a 3V  
power supply.  
23  
OCL outputs — No DC Blocking Capacitors  
External Gain-Setting Capability  
Available in Space-Saving VSSOP Package  
Ultra Low Current Shutdown Mode  
2V - 5.5V Operation  
Boomer audio power amplifiers were designed  
specifically to provide high quality output power with a  
minimal amount of external components. Since the  
LM4929 does not require bootstrap capacitors or  
snubber networks, it is optimally suited for low-power  
portable systems. The LM4929 is configured for OCL  
(Output Capacitor-Less) outputs, operating with no  
DC blocking capacitors on the outputs.  
Ultra Low Noise  
APPLICATIONS  
Portable CD players  
PDAs  
Portable Electronics Devices  
The LM4929 features a low-power consumption  
shutdown mode with  
Additionally, the LM4929 features an internal thermal  
shutdown protection mechanism.  
a
faster turn on time.  
KEY SPECIFICATIONS  
PSRR at 217Hz and 1kHz  
Output Power at 1kHz with VDD = 2.4V,  
The LM4929 is unity gain stable and may be  
configured with external gain-setting resistors.  
1% THD+N into a 16load, 65dB (Typ)  
Output Power at 1kHz with VDD = 3V,  
1% THD+N into a 16load, 25 mW (Typ)  
Shutdown current, 40 mW (Typ), 2.0µA (Max)  
Output Voltage change on release  
from Shutdown VDD = 2.4V, RL = 16, 1mV  
(Max)  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
3
Boomer is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2004–2013, Texas Instruments Incorporated  
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
Block Diagram  
IN A  
-
OUT A  
+
-
Bias  
Generator  
CBYPASS  
OUT C  
+
IN B  
SD  
-
OUT B  
+
Click-Pop  
and  
SD Control  
Logic  
Figure 1. Block Diagram  
Typical Application  
Figure 2. Typical OCL Output Configuration Circuit  
2
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
 
 
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
Connection Diagram  
1
2
3
10  
9
IN A  
V
DD  
VoA  
VoC  
VoB  
GND  
SD  
NC  
8
7
4
5
BYP  
6
IN B  
Figure 3. VSSOP Package  
Top View  
See NS Package Number DGS  
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam  
during storage or handling to prevent electrostatic damage to the MOS gates.  
Absolute Maximum Ratings(1)(2)(3)  
Supply Voltage  
6.0V  
65°C to +150°C  
-0.3V to VDD + 0.3V  
Internally Limited  
2000V  
Storage Temperature  
Input Voltage(4)  
Power Dissipation(5)  
ESD Susceptibility(6)  
ESD Susceptibility(7)  
Junction Temperature  
200V  
150°C  
θJC (VSSOP)  
θJA (VSSOP)  
56°C/W  
Thermal Resistance  
190°C/W  
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for  
which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical  
specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the  
Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication  
of device performance.  
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and  
specifications.  
(3) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.  
(4) 10Terminated input.  
(5) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient  
temperature, TA. The maximum allowable power dissipation is PDMAX = (TJMAX - TA)/ θJA or the number given in Absolute Maximum  
Ratings, whichever is lower. For the LM4929, see power derating currents for more information.  
(6) Human body model, 100pF discharged through a 1.5kresistor.  
(7) Machine Model, 220pF-240pF discharged through all pins.  
Operating Ratings  
Temperature Range  
TMIN TA TMAX  
40°C T A 85°C  
2V VDD 5.5V  
Supply Voltage  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
3
Product Folder Links: LM4929  
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
Electrical Characteristics VDD = 5V(1)(2)  
The following specifications apply for VDD = 5V, RL = 16, and CB = 4.7µF unless otherwise specified. Limits apply to TA =  
25°C. Pin 3 connected to GND(3)  
.
Symbol  
Parameter  
Conditions  
LM4929  
Units  
(Limits)  
Typ(4)  
Limit(5)  
IDD  
Quiescent Power Supply Current  
Shutdown Current  
VIN = 0V, IO = 0A  
2
5
mA (max)  
ISD  
VSHUTDOWN = GND  
0.1  
1.8  
0.4  
2.0  
µA(max)  
VSDIH  
VSDIL  
Shutdown Voltage Input High  
Shutdown Voltage Input Low  
V
V
THD = 1%; f = 1 kHZ  
PO  
Output Power  
RL= 16Ω  
80  
80  
10  
65  
mW  
RL = 32Ω  
VNO  
Output Noise Voltage  
BW = 20Hz to 20kHz, A-weighted  
VRIPPLE = 200mV sine p-p  
µV  
dB  
PSRR  
Power Supply Rejection Ratio  
(1) All voltages are measured with respect to the GND pin unless otherwise specified.  
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for  
which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical  
specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the  
Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication  
of device performance.  
(3) Pin 3 (NC) should be connected to GND for proper part operation.  
(4) Typicals are measured at 25°C and represent the parametric norm.  
(5) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).  
Electrical Characteristics VDD = 3.0V(1)(2)  
The following specifications apply for VDD = 3.0V, RL = 16, and CB = 4.7µF unless otherwise specified. Limits apply to TA =  
25°C. Pin 3 connected to GND(3)  
.
Symbol  
Parameter  
Conditions  
LM4929  
Units  
(Limits)  
Typ(4)  
Limit(5)  
IDD  
ISD  
Quiescent Power Supply Current  
Shutdown Current  
VIN = 0V, IO = 0A  
1.5  
0.1  
3.5  
mA (max)  
µA(max)  
VSHUTDOWN = GND  
THD = 1%; f = 1kHz  
2.0  
PO  
Output Power  
R = 16Ω  
40  
25  
10  
65  
mW  
R = 32Ω  
VNO  
Output Noise Voltage  
BW = 20 Hz to 20kHz, A-weighted  
VRIPPLE = 200mV sine p-p  
µV  
dB  
PSRR  
Power Supply Rejection Ratio  
(1) All voltages are measured with respect to the GND pin unless otherwise specified.  
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for  
which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical  
specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the  
Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication  
of device performance.  
(3) Pin 3 (NC) should be connected to GND for proper part operation.  
(4) Typicals are measured at 25°C and represent the parametric norm.  
(5) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).  
4
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
Electrical Characteristics VDD = 2.4V(1)(2)  
The following specifications apply for VDD = 2.4V, RL = 16, and CB = 4.7µF unless otherwise specified. Limits apply to TA =  
25°C. Pin 3 connected to GND(3)  
.
Symbol  
Parameter  
Conditions  
LM4929  
Units  
(Limits)  
Typ(4)  
Limit(5)  
IDD  
ISD  
Quiescent Power Supply Current  
Shutdown Current  
VIN = 0V, IO = 0A  
1.5  
0.1  
3
mA (max)  
µA(max)  
VSHUTDOWN = GND  
THD = 1%; f = 1kHz  
2.0  
PO  
Output Power  
R = 16Ω  
25  
12  
10  
65  
0.5  
mW  
R = 32Ω  
BW = 20 Hz to 20kHz, A-weighted  
VRIPPLE = 200mV sine p-p  
OCL  
VNO  
Output Noise Voltage  
µV  
dB  
s
PSRR  
TWU  
Power Supply Rejection Ratio  
Wake Up Time from Shutdown  
(1) All voltages are measured with respect to the GND pin unless otherwise specified.  
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for  
which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical  
specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the  
Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication  
of device performance.  
(3) Pin 3 (NC) should be connected to GND for proper part operation.  
(4) Typicals are measured at 25°C and represent the parametric norm.  
(5) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).  
External Components Description  
See Figure 2  
Components  
Functional Description  
1.  
RI  
Inverting input resistance which sets the closed-loop gain in conjunction with Rf. This resistor also forms a high-pass  
filter with Ci at fc = 1/(2πRiCi).  
2.  
CI  
Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a high-pass filter  
with Ri at fc = 1/(2πRiCi). Refer to the section PROPER SELECTION OF EXTERNAL COMPONENTS for an  
explanation of how to determine the value of Ci.  
3.  
4.  
Rf  
Feedback resistance which sets the closed-loop gain in conjunction with Ri.  
CS  
Supply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY BYPASSING section for  
information concerning proper placement and selection of the supply bypass capacitor.  
5.  
CB  
Bypass pin capacitor which provides half-supply filtering. Refer to the section, PROPER SELECTION OF EXTERNAL  
COMPONENTS, for information concerning proper placement and selection of CB  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
5
Product Folder Links: LM4929  
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
Typical Performance Characteristics  
THD+N vs Frequency  
THD+N vs Frequency  
Figure 4.  
Figure 5.  
THD+N vs Frequency  
THD+N vs Frequency  
Figure 6.  
Figure 7.  
THD+N vs Frequency  
THD+N vs Frequency  
Figure 8.  
Figure 9.  
6
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
 
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
Typical Performance Characteristics (continued)  
THD+N vs Output Power  
THD+N vs Output Power  
Figure 10.  
Figure 11.  
Output Power vs Load Resistance  
Output Power vs Supply Voltage  
Figure 12.  
Figure 13.  
Output Power vs Supply Voltage  
Output Power vs Load Resistance  
Figure 14.  
Figure 15.  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
7
Product Folder Links: LM4929  
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
Typical Performance Characteristics (continued)  
Power Supply Rejection Ratio  
Power Supply Rejection Ratio  
Figure 16.  
Figure 17.  
Frequency Response vs  
Input Capacitor Size  
Open Loop Frequency Response  
Figure 18.  
Figure 19.  
Supply Voltage vs  
Supply Current  
Clipping Voltage vs  
Supply Voltage  
Figure 20.  
Figure 21.  
8
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
Typical Performance Characteristics (continued)  
Shutdown Hysteresis Voltage, VDD = 5V  
Shutdown Hysteresis Voltage, VDD = 3V  
Figure 22.  
Figure 23.  
Power Dissipation vs Output Power  
VDD = 5V  
Power Dissipation vs Output Power  
VDD = 3V  
500  
200  
450  
400  
350  
300  
250  
200  
150  
100  
50  
160  
120  
80  
40  
0
R
= 16W  
L
R
L
= 16W  
R
L
= 32W  
R
L
= 32W  
0
0
50  
100  
150  
200  
0
10 20 30 40 50 60 70 80 90  
OUTPUT POWER (mW)  
OUTPUT POWER (mW)  
Figure 24.  
Figure 25.  
Power Dissipation vs Output Power  
VDD = 2.4V  
THD+N vs Output Power  
VDD = 3V, RL = 32  
140  
120  
10  
1
R
L
= 16W  
100  
80  
20 Hz  
20 kHz  
0.1  
60  
R
L
= 32W  
40  
20  
0.01  
0.001  
1 kHz  
0
0
10  
20  
30  
40  
50  
60  
1m  
10m 20m  
100m  
OUTPUT POWER (mW)  
OUTPUT POWER (W)  
Figure 26.  
Figure 27.  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
9
Product Folder Links: LM4929  
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
Typical Performance Characteristics (continued)  
THD+N vs Output Power  
VDD = 2.4V, RL = 32Ω  
THD+N vs Output Power  
VDD = 3V, RL = 16Ω  
10  
1
10  
20 Hz  
1
20 Hz  
20 kHz  
20 kHz  
0.1  
0.1  
0.01  
0.001  
0.01  
0.001  
1 kHz  
1 kHz  
1m  
10m 20m  
100m  
1m  
10m 20m  
100m  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
Figure 28.  
Figure 29.  
THD+N vs Output Power  
VDD = 2.4V, RL = 16Ω  
Power Derating Curve  
10  
1
0.6  
0.5  
20 Hz  
0.4  
0.3  
0.2  
0.1  
0
20 kHz  
0.1  
0.01  
0.001  
1 kHz  
1m  
10m 20m  
OUTPUT POWER (W)  
Figure 30.  
100m  
0
20 40 60 80 100 120 140 160  
AMBIENT TEMPERATURE (°C)  
Figure 31.  
10  
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
APPLICATION INFORMATION  
AMPLIFIER CONFIGURATION EXPLANATION  
As shown in Figure 1, the LM4929 has three operational amplifiers internally. Two of the amplifier's have  
externally configurable gain while the other amplifier is internally fixed at the bias point acting as a unity-gain  
buffer. The closed-loop gain of the two configurable amplifiers is set by selecting the ratio of Rf to Ri.  
Consequently, the gain for each channel of the IC is  
AVD = -(Rf / Ri)  
(1)  
By driving the loads through outputs VoA and VoB with VoC acting as a buffered bias voltage the LM4929 does  
not require output coupling capacitors. The classical single-ended amplifier configuration where one side of the  
load is connected to ground requires large, expensive output coupling capacitors.  
A configuration such as the one used in the LM4929 has a major advantage over single supply, single-ended  
amplifiers. Since the outputs VoA, VoB, and VoC are all biased at 1/2 VDD, no net DC voltage exists across each  
load. This eliminates the need for output coupling capacitors which are required in a single-supply, single-ended  
amplifier configuration. Without output coupling capacitors in a typical single-supply, single-ended amplifier, the  
bias voltage is placed across the load resulting in both increased internal IC power dissipation and possible  
loudspeaker damage.  
The LM4929 eliminates these output coupling capacitors by running in OCL mode. Unless shorted to ground,  
VoC is internally configured to apply a 1/2 VDD bias voltage to a stereo headphone jack's sleeve. This voltage  
matches the bias voltage present on VoA and VoB outputs that drive the headphones. The headphones operate  
in a manner similar to a bridge-tied load (BTL). Because the same DC voltage is applied to both headphone  
speaker terminals this results in no net DC current flow through the speaker. AC current flows through a  
headphone speaker as an audio signal's output amplitude increases on the speaker's terminal.  
The headphone jack's sleeve is not connected to circuit ground when used in OCL mode. Using the headphone  
output jack as a line-level output will place the LM4929's 1/2 VDD bias voltage on a plug's sleeve connection. This  
presents no difficulty when the external equipment uses capacitively coupled inputs. For the very small minority  
of equipment that is DC coupled, the LM4929 monitors the current supplied by the amplifier that drives the  
headphone jack's sleeve. If this current exceeds 500mAPK, the amplifier is shutdown, protecting the LM4929 and  
the external equipment.  
POWER DISSIPATION  
Power dissipation is a major concern when using any power amplifier and must be thoroughly understood to  
ensure a successful design. When operating in capacitor-coupled mode, Equation 2 states the maximum power  
dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output  
load.  
PDMAX = (VDD  
)
2 / (2π2RL)  
(2)  
Since the LM4929 has three operational amplifiers in one package, the maximum power dissipation increases  
due to the use of the third amplifier as a buffer and is given in Equation 3:  
PDMAX = 4(VDD  
)
2 / (2π2RL)  
(3)  
The maximum power dissipation point obtained from Equation 3 must not be greater than the power dissipation  
that results from Equation 4:  
PDMAX = (TJMAX - TA) / θJA  
(4)  
For package DGS, θJA = 190°C/W. TJMAX = 150°C for the LM4929. Depending on the ambient temperature, TA,  
of the system surroundings, Equation 4 can be used to find the maximum internal power dissipation supported by  
the IC packaging. If the result of Equation 3 is greater than that of Equation 4, then either the supply voltage  
must be decreased, the load impedance increased or TA reduced. For the typical application of a 3V power  
supply, with a 32load, the maximum ambient temperature possible without violating the maximum junction  
temperature is approximately 144°C provided that device operation is around the maximum power dissipation  
point. Thus, for typical applications, power dissipation is not an issue. Power dissipation is a function of output  
power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature  
may be increased accordingly. Refer to the Typical Performance Characteristics for power dissipation information  
for lower output powers.  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
11  
Product Folder Links: LM4929  
 
 
 
 
 
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
POWER SUPPLY BYPASSING  
As with any amplifier, proper supply bypassing is important for low noise performance and high power supply  
rejection. The capacitor location on the power supply pins should be as close to the device as possible.  
Typical applications employ a 3V regulator with 10mF tantalum or electrolytic capacitor and a ceramic bypass  
capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the  
LM4929. A bypass capacitor value in the range of 0.1µF to 1µF is recommended for CS.  
MICRO POWER SHUTDOWN  
The voltage applied to the SHUTDOWN pin controls the LM4929's shutdown function. Activate micro-power  
shutdown by applying a logic-low voltage to the SHUTDOWN pin. When active, the LM4929's micro-power  
shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The trigger point varies  
depending on supply voltage and is shown in the Shutdown Hysteresis Voltage graphs in the Typical  
Performance Characteristics section. The low 0.1µA(typ) shutdown current is achieved by applying a voltage that  
is as near as ground as possible to the SHUTDOWN pin. A voltage that is higher than ground may increase the  
shutdown current. There are a few ways to control the micro-power shutdown. These include using a single-pole,  
single-throw switch, a microprocessor, or a microcontroller. When using a switch, connect an external 100kΩ  
pull-up resistor between the SHUTDOWN pin and VDD. Connect the switch between the SHUTDOWN pin and  
ground. Select normal amplifier operation by opening the switch. Closing the switch connects the SHUTDOWN  
pin to ground, activating micro-power shutdown.  
The switch and resistor ensure that the SHUTDOWN pin will not float. This prevents unwanted state changes. In  
a system with a microprocessor or microcontroller, use a digital output to apply the control voltage to the  
SHUTDOWN pin. Driving the SHUTDOWN pin with active circuitry eliminates the pull-up resistor.  
Shutdown enable/disable times are controlled by a combination of CB and VDD. Larger values of CB results in  
longer turn on/off times from Shutdown. Smaller VDD values also increase turn on/off time for a given value of CB.  
Longer shutdown times also improve the LM4929's resistance to click and pop upon entering or returning from  
shutdown. For a 2.4V supply and CB = 4.7µF, the LM4929 requires about 2 seconds to enter or return from  
shutdown. This longer shutdown time enables the LM4929 to have virtually zero pop and click transients upon  
entering or release from shutdown.  
Smaller values of CB will decrease turn-on time, but at the cost of increased pop and click and reduced PSRR.  
Since shutdown enable/disable times increase dramatically as supply voltage gets below 2.2V, this reduced turn-  
on time may be desirable if extreme low supply voltage levels are used as this would offset increases in turn-on  
time caused by the lower supply voltage. This technique is not recommended for OCL mode since shutdown  
enable/disable times are very fast (0.5s) independent of supply voltage.  
PROPER SELECTION OF EXTERNAL COMPONENTS  
Proper selection of external components in applications using integrated power amplifiers is critical to optimize  
device and system performance. While the LM4929 is tolerant of external component combinations,  
consideration to component values must be used to maximize overall system quality.  
The LM4929 is unity-gain stable which gives the designer maximum system flexibility. The LM4929 should be  
used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain  
configurations require large input signals to obtain a given output power. Input signals equal to or greater than  
1Vrms are available from sources such as audio codecs. Very large values should not be used for the gain-setting  
resistors. Values for Ri and Rf should be less than 1M. Please refer to the section, AUDIO POWER AMPLIFIER  
DESIGN, for a more complete explanation of proper gain selection  
Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the  
bandwidth is dictated by the choice of external components shown in Figure 2. The input coupling capacitor, Ci,  
forms a first order high pass filter which limits low frequency response. This value should be chosen based on  
needed frequency response and turn-on time.  
SELECTION OF INPUT CAPACITOR SIZE  
Amplifying the lowest audio frequencies requires a high value input coupling capacitor, Ci. A high value capacitor  
can be expensive and may compromise space efficiency in portable designs. In many cases, however, the  
headphones used in portable systems have little ability to reproduce signals below 60Hz. Applications using  
headphones with this limited frequency response reap little improvement by using a high value input capacitor.  
12  
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
In addition to system cost and size, turn on time is affected by the size of the input coupling capacitor Ci. A larger  
input coupling capacitor requires more charge to reach its quiescent DC voltage. This charge comes from the  
output via the feedback Thus, by minimizing the capacitor size based on necessary low frequency response,  
turn-on time can be minimized. A small value of Ci (in the range of 0.1µF to 0.39µF), is recommended.  
AUDIO POWER AMPLIFIER DESIGN  
A 25mW/32AUDIO AMPLIFIER  
Given:  
Power Output  
Load Impedance  
Input Level  
25mWrms  
32Ω  
1Vrms  
20kΩ  
Input Impedance  
A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating  
from the Output Power vs Supply Voltage graphs in the Typical Performance Characteristics section, the supply  
rail can be easily found.  
3V is a standard voltage in most applications, it is chosen for the supply rail. Extra supply voltage creates  
headroom that allows the LM4929 to reproduce peak in excess of 25mW without producing audible distortion. At  
this time, the designer must make sure that the power supply choice along with the output impedance does not  
violate the conditions explained in the POWER DISSIPATION section.  
Once the power dissipation equations have been addressed, the required gain can be determined from  
Equation 5.  
(5)  
From Equation 5, the minimum AV is 0.89; use AV = 1. Since the desired input impedance is 20k, and with a AV  
gain of 1, a ratio of 1:1 results from Equation 1 for Rf to Ri. The values are chosen with Ri = 20kand Rf = 20k.  
The final design step is to address the bandwidth requirements which must be stated as a pair of -3dB frequency  
points. Five times away from a -3dB point is 0.17dB down from passband response which is better than the  
required ± 0.25dB specified.  
fL = 100Hz/5 = 20Hz  
fH = 20kHz * 5 = 100kHz  
As stated in the External Components section, Ri in conjunction with Ci creates a  
Ci 1 / (2π * 20k* 20Hz) = 0.397µF; use 0.39µF.  
The high frequency pole is determined by the product of the desired frequency pole, fH, and the differential gain,  
AV. With an AV = 1 and fH = 100kHz, the resulting GBWP = 100kHz which is much smaller than the LM4929  
GBWP of 10MHz. This figure displays that is a designer has a need to design an amplifier with higher differential  
gain, the LM4929 can still be used without running into bandwidth limitations.  
Figure 32 shows an optional resistor connected between the amplifier output that drives the headphone jack  
sleeve and ground. This resistor provides a ground path that supressed power supply hum. Thishum may occur  
in applications such as notebook computers in a shutdown condition and connected to an external powered  
speaker. The resistor's 100value is a suggested starting point. Its final value must be determined based on the  
tradeoff between the amount of noise suppression that may be needed and minimizing the additional current  
drawn by the resistor (25mA for a 100resistor and a 5V supply).  
ESD PROTECTION  
As stated in the Absolute Maximum Ratings, the LM4929 has a maximum ESD susceptibility rating of 2000V. For  
higher ESD voltages, the addition of a PCDN042 dual transil (from California Micro Devices), as shown in  
Figure 32, will provide additional protection.  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
13  
Product Folder Links: LM4929  
 
LM4929  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
www.ti.com  
Figure 32. The PCDN042 provides additional ESD protection beyond the 2000V shown in the  
Absolute Maximum Ratings for the VOC output  
14  
Submit Documentation Feedback  
Copyright © 2004–2013, Texas Instruments Incorporated  
Product Folder Links: LM4929  
 
LM4929  
www.ti.com  
SNAS293B DECEMBER 2004REVISED APRIL 2013  
REVISION HISTORY  
Changes from Revision A (April 2013) to Revision B  
Page  
Changed layout of National Data Sheet to TI format .......................................................................................................... 14  
Copyright © 2004–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
15  
Product Folder Links: LM4929  
PACKAGE OPTION ADDENDUM  
www.ti.com  
10-Dec-2020  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan  
Lead finish/  
Ball material  
MSL Peak Temp  
Op Temp (°C)  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4/5)  
(6)  
LM4929MMX/NOPB  
ACTIVE  
VSSOP  
DGS  
10  
3500 RoHS & Green  
SN  
Level-1-260C-UNLIM  
-40 to 85  
GB9  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance  
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may  
reference these types of products as "Pb-Free".  
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.  
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based  
flame retardants must also meet the <=1000ppm threshold requirement.  
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
(6)  
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two  
lines if the finish value exceeds the maximum column width.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
12-Aug-2013  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
LM4929MMX/NOPB  
VSSOP  
DGS  
10  
3500  
330.0  
12.4  
5.3  
3.4  
1.4  
8.0  
12.0  
Q1  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
12-Aug-2013  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
VSSOP DGS 10  
SPQ  
Length (mm) Width (mm) Height (mm)  
367.0 367.0 35.0  
LM4929MMX/NOPB  
3500  
Pack Materials-Page 2  
PACKAGE OUTLINE  
DGS0010A  
VSSOP - 1.1 mm max height  
S
C
A
L
E
3
.
2
0
0
SMALL OUTLINE PACKAGE  
C
SEATING PLANE  
0.1 C  
5.05  
4.75  
TYP  
PIN 1 ID  
AREA  
A
8X 0.5  
10  
1
3.1  
2.9  
NOTE 3  
2X  
2
5
6
0.27  
0.17  
10X  
3.1  
2.9  
1.1 MAX  
0.1  
C A  
B
B
NOTE 4  
0.23  
0.13  
TYP  
SEE DETAIL A  
0.25  
GAGE PLANE  
0.15  
0.05  
0.7  
0.4  
0 - 8  
DETAIL A  
TYPICAL  
4221984/A 05/2015  
NOTES:  
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing  
per ASME Y14.5M.  
2. This drawing is subject to change without notice.  
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not  
exceed 0.15 mm per side.  
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.  
5. Reference JEDEC registration MO-187, variation BA.  
www.ti.com  
EXAMPLE BOARD LAYOUT  
DGS0010A  
VSSOP - 1.1 mm max height  
SMALL OUTLINE PACKAGE  
10X (1.45)  
(R0.05)  
TYP  
SYMM  
10X (0.3)  
1
5
10  
SYMM  
6
8X (0.5)  
(4.4)  
LAND PATTERN EXAMPLE  
SCALE:10X  
SOLDER MASK  
OPENING  
SOLDER MASK  
OPENING  
METAL UNDER  
SOLDER MASK  
METAL  
0.05 MAX  
ALL AROUND  
0.05 MIN  
ALL AROUND  
SOLDER MASK  
DEFINED  
NON SOLDER MASK  
DEFINED  
SOLDER MASK DETAILS  
NOT TO SCALE  
4221984/A 05/2015  
NOTES: (continued)  
6. Publication IPC-7351 may have alternate designs.  
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.  
www.ti.com  
EXAMPLE STENCIL DESIGN  
DGS0010A  
VSSOP - 1.1 mm max height  
SMALL OUTLINE PACKAGE  
10X (1.45)  
SYMM  
(R0.05) TYP  
10X (0.3)  
8X (0.5)  
1
5
10  
SYMM  
6
(4.4)  
SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X  
4221984/A 05/2015  
NOTES: (continued)  
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate  
design recommendations.  
9. Board assembly site may have different recommendations for stencil design.  
www.ti.com  
IMPORTANT NOTICE AND DISCLAIMER  
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE  
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”  
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY  
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD  
PARTY INTELLECTUAL PROPERTY RIGHTS.  
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate  
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable  
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you  
permission to use these resources only for development of an application that uses the TI products described in the resource. Other  
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third  
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,  
damages, costs, losses, and liabilities arising out of your use of these resources.  
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on  
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable  
warranties or warranty disclaimers for TI products.  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated  

相关型号:

LM4930

Audio Subsystem with Stereo Headphone & Mono Speaker Amplifiers
NSC

LM4930

具有立体声耳机和单声道扬声器放大器的音频子系统
TI

LM4930ITL

Audio Subsystem with Stereo Headphone & Mono Speaker Amplifiers
NSC

LM4930ITL/NOPB

IC SPECIALTY CONSUMER CIRCUIT, PBGA36, MICRO SMD-36, Consumer IC:Other
NSC

LM4930ITLX/NOPB

具有立体声耳机和单声道扬声器放大器的音频子系统 | YZR | 36 | -30 to 85
TI

LM4930LQ

IC SPECIALTY CONSUMER CIRCUIT, QCC44, LLP-44, Consumer IC:Other
NSC

LM4930LQ/NOPB

IC SPECIALTY CONSUMER CIRCUIT, QCC44, LLP-44, Consumer IC:Other
NSC

LM4930LQ/NOPB

具有立体声耳机和单声道扬声器放大器的音频子系统 | NJN | 44 | -30 to 85
TI

LM4930LQX/NOPB

IC,AUDIO AMPLIFIER,SINGLE,LLCC,44PIN,PLASTIC
TI

LM4930_04

Audio Subsystem with Stereo Headphone & Mono Speaker Amplifiers
NSC

LM4931

Audio Subsystem with Mono High Efficiency Loudspeaker and Stereo Headphone Amplifiers
NSC

LM4931ITL/NOPB

IC SPECIALTY CONSUMER CIRCUIT, PBGA42, MICRO, SMD-42, Consumer IC:Other
NSC