LM95172EWG [TI]
13-Bit to 16-Bit 200°C Digital Temp Sensor with 3-Wire Interface;
| 型号： | LM95172EWG |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 13-Bit to 16-Bit 200°C Digital Temp Sensor with 3-Wire Interface 输出元件 传感器 换能器 |
| 文件： | 总22页 (文件大小：205K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
LM95172 13-Bit to 16-Bit 200°C Digital Temp Sensor with 3-Wire Interface
Check for Samples: LM95172
1
FEATURES
•
Conversion Time
–
–
13-bit mode 43 ms (max)
16-bit mode 350 ms (max)
2
•
LM95172EWG is AEC-Q100 Grade 0 Qualified
and is Manufactured on an Automotive Grade
Flow.
DESCRIPTION
•
13-Bit (0.0625°C LSB) to 16-Bit (0.0078125°C
LSB) Temperature Resolution
The LM95172EWG is an integrated digital-output
temperature sensor with a Serial Peripheral Interface
(SPI) and MICROWIRE™-compatible interface in a
10-pin Cerpack high temperature ceramic package. It
features a very linear Sigma-Delta Analog-to-Digital
Converter (ADC), high accuracy, fast conversion
rates, and extremely low output noise. With an
operating temperature as low as -40°C and optimized
accuracy from 120°C to 200°C, it is ideal for high-
temperature applications.
•
•
Wide −40°C to +200°C Temperature Range
35 ms Best Conversion Time Tracks Fast
Temp Changes
•
•
OVERTEMP Digital Output Switches
when TDIE > THIGH
Shutdown Mode Saves Power yet Wakes up
for One-Shot Temperature Update
•
•
SPI and MICROWIRE Bus Interface
The over-temperature alarm output (OVERTEMP)
10-Pin Cerpack High-Temperature Ceramic
Package
asserts when the die temperature exceeds
programmed THIGH limit. The user-programmed TLOW
limit creates temperature-stabilizing hysteresis
a
a
APPLICATIONS
when the ambient temperature is near the trip point.
•
•
•
•
•
Automotive High Temperature Applications
Industrial Power Controllers
The LM95172EWG can be programmed to operate
from 13 bits (0.0625°C per LSB) to 16 bits
(0.0078125°C
per
LSB)
resolution.
The
Industrial Motors, Gear Boxes
Geothermal Instrumentation
LM95172EWG powers up in 35 ms, the fastest
conversion time, with temperature output set at 13-bit
resolution. The resolution may then be changed to
14-, 15- or 16-bits. When in the 13-, 14- or 15-bit
resolution mode, the least significant bit in the 16-bit
temperature register toggles after the completion of
each conversion. This bit may be monitored to verify
that the conversion is complete.
High Temperature Test Equipment
KEY SPECIFICATIONS
•
•
Analog and Digital Supply Voltage 3.0V to 5.5V
Total Supply Current
(typ)
Operating 400 µA
The high noise immunity of the Serial I/O (SI/O)
output makes the LM95172EWG ideal for use in
challenging electromagnetic environments.
–
–
–
Shutdown −40°C to +140°C 4 µA (max)
Shutdown −40°C to +175°C 12 µA (max)
Shutdown −40°C to +200°C 28 µA (max)
Connection Diagram
•
Temperature Accuracy
–
–
–
–
–
+175°C to +200°C ±3.0°C (max)
+130°C to +160°C ±1.0°C (max)
+120°C to +130°C ±2.0°C (max)
+160°C to +175°C ±2.0°C (max)
−40°C to +120°C ±3.5°C (max)
1
10
9
V
V
DD IO
OVERTEMP
SC
2
3
DD ANALOG
NC
CS
8
NC
LM95172EWG
4
5
7
SI/O
NC
•
Temperature Resolution
GND
6
–
–
13-bit mode 0.0625°C/LSB
16-bit mode 0.0078125°C/LSB
Figure 1. LM95172EWG- Top View
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009–2013, Texas Instruments Incorporated
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
PIN DESCRIPTIONS
Pin
Number
Name
Type
Description
Typical Connection
Over-temperature Alarm Output, Open-drain. Active Low on
POR. Requires a pull-up resistor to VDD IO.
1
OVERTEMP
Output
OVERTEMP Alarm
2
3
4
5
6
SC
NC
Input
N/A
Serial Clock input
No Connect
Serial clock from the Controller
Do not connect to this pin.
Chip Select input for the bus. Low pass filtered.
Ground
CS
Input
Ground
N/A
Chip Select input
Power Supply Ground
No Connect
GND
NC
Do not connect to this pin.
Bidirection
al
7
8
9
SI/O
NC
Serial I/O
Serial I/O Data line to or from the Controller
N/A
No Connect
Do not connect to this pin.
Analog Power Supply
Voltage
DC Voltage from 3.0V to 5.5V. Bypass with a 10 nF ceramic
capacitor near the pad to ground.
VDD ANALOG
Power
Digital Power Supply
Voltage
DC Voltage from 3.0V to 5.5V. Bypass with a 10 nF ceramic
capacitor near the pin to ground.
10
VDD IO
Power
Simplified Block Diagram
V
V
DD IO
DD ANALOG
3.0V to 5.5V
9
3.0V to 5.5V
10
13- to 16-Bit
Sigma-Delta
Temperature
Sensor
LM95172EWG
A/D Converter
Circuitry
1
OVERTEMP
Temperature
High/Low Limit
Registers
Control/Status
Register and Logic
Manufacturer's
ID Register
Temperature
Register
7
2
SI/O
SC
4
Three-Wire
Serial Interface
CS
5
2
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Typical Application
3.0 to 5.5 Volts
V
DD IO
V
DD IO
V
DD ANALOG
R
PULL-UP
10k
CS
SC
Microcontroller
OVERTEMP
LM95172EWG
SI/O
GND
OVERTEMP
GND
Figure 2. Microcontroller Interface - normal connection
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
(1)
Absolute Maximum Ratings
VDD ANALOG and VDD IO Supply Voltages
−0.2V to 6.0V
−0.2V to (VDD IO + 0.2V)
5 mA
Voltage at any Pin
Input Current at any Pin
Storage Temperature
−65°C to +175°C
Soldering Information
Infrared or Convection
(20 sec.)
235°C
(2)
ESD Susceptibility
Human Body Model
Machine Model
2500 V
250 V
Charged Device Model
1000 V
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Operating Ratings is not implied. The Operating Ratings indicate conditions at which the
device is functional and the device should not be operated beyond such conditions.
(2) Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin. The
Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through
some triboelectric (frictional) or electrostatic induction processes and then abruptly touches a grounded object or surface.
Operating Ratings
Specified Temperature Range
−40°C to +200°C
Analog Supply Voltage Range
VDD ANALOG
+3.0V to +5.5V
Digital Supply Voltage Range
VDD IO
+3.0V to +5.5V
Package Thermal Resistances
Package
θJA
10-Lead CERPACK
175°C/W
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
Temperature-to-Digital Converter Characteristics
Unless otherwise noted, these specifications apply for VDD ANALOG = VDD IO = 3.0V to 3.6V.(1)Boldface limits apply for TA
=−40°C to +200°C; all other limits TA = 25°C, unless otherwise noted.
LM95172EWG
Limits
Units
(Limit)
(2)
Parameter
Conditions
Typical
(3)
TA = +175°C to +200°C
±3.0
±1.0
±2.0
±2.0
±3.5
TA = +130°C to +160°C
TA = +120°C to +130°C
TA = +160°C to +175°C
TA = −40°C to +120°C
Res 1 Bit Res 0 Bit
Temperature
(1)
Accuracy
°C (max)
13
Bits
°C
0
0
0.0625
14
0.03125
Bits
°C
0
1
Resolution
15
0.015625
Bits
°C
1
1
0
1
16
Bits
°C
0.0078125
For 13 Bits Resolution
For 14 Bits Resolution
For 15 Bits Resolution
For 16 BIts Resolution
43(5)
87(5)
175(5)
350(5)
456
Temperature
Conversion
Time(4)
ms (max)
TA = −40°C to
140°C
400
500
Bus Inactive
Continuous Conversion Mode
TA = −40°C to
175°C
510
650
4
TA = −40°C to
200°C
μA (max)
Total Quiescent
(6)
Current
TA = −40°C to
140°C
TA = −40°C to
175°C
12
75
Shutdown Mode
TA = −40°C to
28
200°C
0.9
2.1
0.8
2.1
0.3
2.1
V (min)
V (max)
V (min)
V (max)
V (min)
V (max)
TA = −40°C to 140°C
TA = −40°C to 175°C
TA = −40°C to 200°C
Power-On Reset
Threshold
(1) The LM95172EWG will operate properly over the VDD ANALOG = 3.0V to 5.5V and VDD IO = 3.0V to 5.5V supply voltage ranges.
(2) Typical values represent most likely parametric norms at specific conditions (Example Vcc; specific temperature) and at the
recommended Operating Conditions at the time of product characterizations and are not ensured.
(3) The Electrical characteristics tables list ensured specifications under the listed Operating Ratings except as otherwise modified or
specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
(4) This specification is provided only to indicate how often temperature data is updated. The LM95172EWG can be read at any time
without regard to conversion state (and will yield last conversion result). A conversion in progress will not be interrupted. The output shift
register will be updated at the completion of the read and a new conversion restarted.
(5) Specification is ensured by characterization and is not tested in production
(6) Total Quiescent Current includes the sum of the currents into the VDD ANALOG and the VDD IO pins.
4
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Logic Electrical Characteristics Digital DC Characteristics
Unless otherwise noted, these specifications apply for VDD ANALOG = VDD IO = 3.0V to 3.6V. (1). Boldface limits apply for TA = -
40°C to 200°C; all other limits TA = +25°C, unless otherwise noted.
(2)
(3)
Symbol
Parameter
Logical "1" Input Voltage
Conditions
Typical
Limits
Units (Limit)
V (min)
VIH
VIL
0.75×VDD IO
Logical "0" Input Voltage
0.25×VDD IO
V (max)
VDD IO = 3.0V
VDD IO = 3.3V
VDD IO = 3.6V
VDD IO = 4.5V
VDD IO = 5.0V
VDD IO = 5.5V
VIN = VDD IO
0.63
0.79
0.97
0.42
V (min)
0.56
0.72
VHYST
Digital Input Hysteresis
0.9
1.0
1.1
IIH
IIL
Logical “1” Input Leakage Current
Logical “0” Input Current
1
−1
μA (max)
μA (max)
V (min)
VIN = 0V
IOH = 100 μA (Source)
VDD IO − 0.2
VOH
Output High Voltage
VDD IO
0.45
−
IOH = 2 mA (Source)
IOL = 100 μA (Sink)
IOL = 2 mA (Sink)
IOL = 2 mA (Sink)
0.2
V (max)
V(max)
VOL
Output Low Voltage
0.45
0.45
OVERTEMP Output Saturation Voltage
(1) The LM95172EWG will operate properly over the VDD ANALOG = 3.0V to 5.5V and VDD IO = 3.0V to 5.5V supply voltage ranges.
(2) Typical values represent most likely parametric norms at specific conditions (Example Vcc; specific temperature) and at the
recommended Operating Conditions at the time of product characterizations and are not ensured.
(3) The Electrical characteristics tables list ensured specifications under the listed Operating Ratings except as otherwise modified or
specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
Serial Bus Digital Switching Characteristics
Unless otherwise noted, these specifications apply for VDD ANALOG = VDD IO = 3.0V to 3.6V (1); CL (load capacitance) on output
lines = 100 pF unless otherwise specified. Boldface limits apply for TA = -40°C to 200°C; all other limits TA = +25°C, unless
otherwise noted.
(2)
(3)
Typical
Limits
Units
Symbol
Parameter
(Limit)
t1
t2
SC (Serial Clock) Period
765
1.25
1
ns (min)
µs (min)
µs (max)
ns (max)
ns (max)
ns (min)
ns (min)
ns (min)
ns (max)
(4)(5)
CS (Chip Select) Low to SC High Set-Up Time
(4)(5)
t3
CS Low to SI/O Output Delay
t4
SC Low to SI/O Output Delay
120
220
50
t5
CS High to Data Out (SI/O) TRI-STATE
SC High to SI/O Input Hold Time
SI/O Input to SC High Set-Up Time
SC Low to CS High Hold Time
t6
t7
30
t8
50
tTA
Data Turn-Around Time: SI/O input (write to LM95172EWG) to output (read from
LM95172EWG)
130
tBUF
Bus free time between communications: CS High to CS Low(4)(5)
5
µs (min)
(1) The LM95172EWG will operate properly over the VDD ANALOG = 3.0V to 5.5V and VDD IO = 3.0V to 5.5V supply voltage ranges.
(2) Typical values represent most likely parametric norms at specific conditions (Example Vcc; specific temperature) and at the
recommended Operating Conditions at the time of product characterizations and are not ensured.
(3) The Electrical characteristics tables list ensured specifications under the listed Operating Ratings except as otherwise modified or
specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
(4) Specification is ensured by characterization and is not tested in production
(5) Specification is ensured by design and is not tested in production
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
CS
t
2
SC
t
t
1
r
t
t
4
f
t
4
t
3
SI/O
Output
Figure 3. Data Output Timing Diagram
CS
CS
SC
SC
t
5
t
5
SI/O
SI/O
Output
Output
Figure 4. TRI-STATE Data Output Timing Diagram
CS
CS
SC
t
8
t
8
SC
t
t
7
7
t
6
t
6
SI/O
Input
SI/O
Input
Figure 5. Data Input Timing Diagram
tBUF
CS
Figure 6. tBUF Timing Definition Diagram
tTA
SI/O
Output
SI/O
Input
Figure 7. tTA Timing Definition Diagram
6
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Figure 8. TRI-STATE Test Circuit
V
DD IO
I
= 1.6 mA
OL
SI/O
LM95172QA2
Pad 10
1.4V
C1
80 pF
I
= -1.6 mA
OH
GND
LM95172QA2
Pad 8
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
FUNCTIONAL DESCRIPTION
The LM95172EWG temperature sensor incorporates a temperature sensor and a 13-bit to 16-bit ΣΔ ADC
(Sigma-Delta Analog-to-Digital Converter). Compatibility of the LM95172EWG's three wire serial interface with
SPI and MICROWIRE allows simple communications with common microcontrollers and processors. Shutdown
mode can be used to optimize current drain for different applications. A Manufacturer's/Device ID register
identifies the LM95172EWG as Texas Instruments product. See Figure 9.
CS
SC
Interface
SI/O
Data
Address
Pointer Register
(selects register
for communication)
Temperature (Read-Only)
Default Register
Control/Status
(Read-Write)
Pointer = 81h (r), 01h (w)
T
HIGH
(Read-Write)
Pointer = 82h (r), 02h (w)
T
LOW
(Read-Write)
Pointer = 83h (r), 03h (w)
Identification
(Read-Only)
Pointer = 87h
Figure 9. LM95172EWG Functional Block Diagram
INITIAL SOFTWARE RESET AND POWER-UP SEQUENCES AND POWER ON RESET (POR)
Software Reset Sequence
A software reset sequence must be followed, after the initial VDD ANALOG and VDD IO supply voltages reach their
specified minimum operating voltages, in order to ensure proper operation of the LM95172EWG.
The software reset sequence is as follows:
1. Allow VDD ANALOG and VDD IO to reach their specified minimum operating voltages, as specified in Operating
Ratings, and in a manner as specified in Power-Up Sequence.
2. Write a “1” to the Shutdown bit, Bit 15 of the Control/Status Register, and hold it high for at least the
specified maximum conversion time for the initial default of 13-bits resolution, in order to ensure that a
complete reset operation has occurred. (See the Temperature Conversion Time specifications within
Temperature-to-Digital Converter Characteristics.)
3. Write a “0” to the Shutdown bit to restore the LM95172EWG to normal mode.
4. Wait for at least the specified maximum conversion time for the initial default of 13-bits resolution in order to
ensure that accurate data appears in the Temperature Register.
8
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Power-Up Sequence
WARNING
In all cases listed below the VDD
waveform must not lag the VDD
ANALOG
IOwaveform
Linear Power-up In the case where the VDD ANALOG and VDD IO voltage-vs.-time function is linear, the specified
minimum operating voltage must be reached in 5 ms or less.
Resistor-Capacitor (R-C) Charging Exponential Power-up In the case where the VDD ANALOG and VDD IO
voltage-vs.-time function is as a typical R-C Charging exponential function the time constant must be less
than or equal to 1.25 ms.
Other Power-up Functions In the case where the VDD ANALOG and VDD IO voltage-vs.-time characteristic follows
another function the following requirements must be met:
1. The specified minimum operating voltage values for VDD ANALOG and VDD IO must be reached in 5 ms or less.
2. The slope of the VDD ANALOG and VDD IO power-up curves must be greater than or equal to 0.7 V/ms at any
time before the specified minimum operating voltage is reached.
3. The slope of the VDD
and VDD
power-up curves must not allow ringing such that the voltage is
IO
ANALOG
allowed to drop below the specified minimum operating voltage at any time after the specified minimum
operating voltage is reached.
Power On Reset (POR)
After the requirements of Software Reset Sequence and Power-Up Sequence are met each register will then
contain its defined POR default value. Any of the following actions may cause register values to change from
their POR value:
1. The master writes different data to any Read/Write (R/W) bits, or
2. The LM95172EWG is powered down.
The specific POR Value of each register is listed in INTERNAL REGISTER STRUCTURE.
ONE SHOT CONVERSION
The LM95172EWG features a one-shot conversion bit, which is used to initiate a singe conversion and
comparison cycle when the LM95172EWG is in shutdown mode. While the LM95172EWG is in shutdown mode,
writing a "1" to the One-Shot bit in the Control/Status Register will cause the LM95172EWG to perform a single
temperature conversion and update the Temperature Register and the affected status bits. Operating the
LM95172EWG in this one-shot mode allows for extremely low average-power comsumption, making it ideal for
low-power applications.
When the One-shot bit is set, the LM95172EWG initiates a temperature conversion. After this initiation, but
before the completion of the conversion, and resultant register updates, the LM95172EWG is in a "one-shot"
state. During this state, the Data Available (DAV) flag in the Control/Status Register is "0" and the Temperature
Register contains the value 8000h (-256°C). All other registers contain the data that was present before initiating
the one-shot conversion. After the temperature measurement is complete, the DAV flag will be set to "1" and the
temperature register will contain the resultant measured temperature.
OVERTEMP OUTPUT
The Over-temperature (OVERTEMP) output is a temperature switch signal that indicates when the measured
temperature exceeds the THIGH programmed limit. The programmable THIGH register sets the high temperature
limit and the TLOW register is used to set the hysteresis. The TLOW register also sets the temperature below which
the OVERTEMP output resets. The OVERTEMP output of the LM95172EWG behaves as a temperature
comparator. The following explains the operation of OVERTEMP. Figure 10 illustrates the OVERTEMP output
behavior.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
OVERTEMP Reset
Bit set to —1“
T
T
Limit
Limit
HIGH
Measured
Temperature
LOW
OVERTEMP Output
Polarity = Active Low
Up to 1 Conversion Time
1 Conversion Time
NOTE: The OVERTEMP output asserts when the measured temperature is greater than the T
HIGH
value.
Figure 10. LM95172EWG OVERTEMP vs. Temperature Response Diagram
The OVERTEMP Output will assert when the measured temperature is greater than the THIGH value.
OVERTEMP will reset if any of the following events happen:
1. The temperature falls below the value stored in the TLOW register, or
2. A "1" is written to the OVERTEMP Reset bit in the Control/Status Register.
If OVERTEMP is cleared by the master writing a "1" to the OVERTEMP Reset bit while the measured
temperature still exceeds the THIGH value, OVERTEMP will assert again after the completion of the next
temperature conversion. Placing the LM95172EWG in shutdown mode or triggering a one-shot conversion does
not cause OVERTEMP to reset.
COMMUNICATING WITH THE LM95172EWG
The serial interface consists of three lines: CS (Chip Select), SC (Serial Clock), and the bi-directional SI/O (Serial
I/O) data line. A high-to-low transition of the CS line initiates the communication. The master (processor) always
drives the chip select and the clock. The first 16 clocks shift the temperature data out of the LM95172EWG on
the SI/O line (a temperature read). Raising the CS at anytime during the communication will terminate this read
operation. Following this temperature read, the SI/O line becomes an input and a command byte can be written
to the LM95172EWG. This command byte contains a R/W bit and the address of the register to be
communicated with next (see INTERNAL REGISTER STRUCTURE). When writing, the data is latched in after
every 8 bits. The processor must write at least 8 bits in order to latch the data. If CS is raised before the falling
edge of the 8th command bit, no data will be latched into the command byte. If CS is raised after the 8th bit, but
before the 16th bit, of a write to a 16-bit data register, only the most significant byte of the data will be latched.
This command-data-command-data sequence may be performed as many times as desired.
CS
1
16
SC
D16
D0
Temperature Reg Read
(16 bits)
SI/O
Figure 11. Reading the Temperature Register
10
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
CS
SC
1
16
1
8
1
16
D16
D0
P7
P0
D16
D0
Temperature Reg Read
(16 bits)
Command Byte
Write (8 bits)
Data Register
Read or Write (16 bits)
SI/O
Figure 12. Reading the Temperature Register followed by a read or write from another register
(Control/Status, THIGH, TLOW, or Identification register)
CS
SC
1
16
1
8
1
16
1
8
1
16
D16
D0 P7
Command Byte
Write (8 bits)
P0 D16
D0
P7
P0
D16
D0
Temperature Reg Read
(16 bits)
Data Register
Read or Write (16 bits)
Command Byte
Write (8 bits)
Data Register
Read or Write (16 bits)
SI/O
Figure 13. Reading the Temperature Register followed by repeated commands and Data Register
accesses (Control/Status, THIGH, TLOW, or Identification register)
TEMPERATURE DATA FORMAT
Temperature data is represented by a 13- to 16-bit, two's complement word with a Least Significant Bit (LSB)
equal to 0.0625 °C (13-bits), 0.03125 °C (14-bits), 0.015625 °C (15-bits) or 0.0078125 °C (16-bits). See
Temperature Register for definition of the bits in the Temperature Register.
Table 1. 13-Bit Resolution. First Bit (D15) is Sign, the last bit (D0) is Toggle and bits D1 and D2 are
always 0.
13-bit Resolution Digital Output
Temperature
All 16 Bits
Hex
Bits D15 - D3
Hex
16-bit Binary
0101011110000 000
0101011110000 001
0100101100000 000
0100101100000 001
0010100000000 000
0010100000000 001
0000110010000 000
0000110010000 001
0000000000001 000
0000000000001 001
0000000000000 000
0000000000000 001
1111111111111 000
1111111111111 001
5780
5781
4B00
4B01
2800
2801
0C80
0C81
0008
0009
0000
0001
FFF8
FFF9
+175°C
+150°C
+80°C
0AF0
0960
0500
0190
0001
0000
1FFF
+25°C
+0.0625°C
0°C
−0.0625°C
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
Table 1. 13-Bit Resolution. First Bit (D15) is Sign, the last bit (D0) is Toggle and bits D1 and D2 are
always 0. (continued)
13-bit Resolution Digital Output
Temperature
All 16 Bits
Hex
Bits D15 - D3
Hex
16-bit Binary
1110110000000 000
1110110000000 001
EC00
−40°C
1D80
EC01
Table 2. 14-Bit Resolution. First bit (D15) is Sign, the last bit (D0) is Toggle and bit D1 is always 0.
14-bit Resolution Digital Output
Temperature
All 16 Bits
Hex
Bits D15 - D2
Hex
16-bit Binary
01010111100000 00
01010111100000 01
01001011000000 00
01001011000000 01
00101000000000 00
00101000000000 01
00001100100000 00
00001100100000 01
00000000000001 00
00000000000001 01
00000000000000 00
00000000000000 01
11111111111111 00
11111111111111 01
11101100000000 00
11101100000000 01
5780
+175°C
+150°C
+80°C
15E0
12C0
0A00
0320
0001
0000
3FFF
3B00
5781
4B00
4B01
2800
2801
0C80
0C81
0004
+25°C
+0.03125°C
0°C
0005
0000
0001
FFFC
FFFD
EC00
EC01
−0.03125°C
−40°C
Table 3. 15-Bit Resolution. First bit (D15) is Sign and the last bit (D0) is Toggle.
15-bit Resolution Digital Output
Temperature
All 16 Bits
Hex
Bits D15 - D1
16-bit Binary
Hex
010101111000000 0
010101111000000 1
010010110000000 0
010010110000000 1
001010000000000 0
001010000000000 1
000011001000000 0
000011001000000 1
000000000000001 0
000000000000001 1
000000000000000 0
000000000000000 1
111111111111111 0
111111111111111 1
111011000000000 0
111011000000000 1
5780
5781
4B00
4B01
2800
2801
0C80
0C81
0002
0003
0000
0001
FFFE
FFFF
EC00
EC01
+175°C
+150°C
2BC0
2580
1400
0640
0001
0000
7FFF
7600
+80°C
+25°C
+0.015625°C
0°C
−0.015625°C
−40°C
12
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Table 4. 16-Bit Resolution. First bit (D15) is Sign and the last bit (D0) is the LSB.
16-bit Resolution Digital Output
Temperature
All 16 Bits
Hex
16-bit Binary
+175°C
+150°C
0101 0111 1000 0000
0100 1011 0000 0000
0010 1000 0000 0000
0000 1100 1000 0000
0000 0000 0000 0001
0000 0000 0000 0000
1111 1111 1111 1111
1110 1100 0000 0000
5780
4B00
2800
+80°C
+25°C
0C80
0001
+0.0078125°C
0°C
0000
−0.0078125°C
−40°C
FFFF
EC00
The first data byte is the most significant byte with most significant bit first, permitting only as much data as
necessary to be read to determine temperature condition. For instance, if the first four bits of the temperature
data indicate an overtemperature condition, the host processor could immediately take action to remedy the
excessive temperatures.
SHUTDOWN MODE
Shutdown Mode is enabled by writing a “1” to the Shutdown Bit, Bit 15 of the Control/Status Register, and
holding it high for at least the specified maximum conversion time at the existing temperature resolution setting.
(see Temperature Conversion Time specifications under the Temperature-to-Digital Converter Characteristics).
For example, if the LM95172EWG is set for 16-bit resolution before shutdown, then Bit 15 of the Control/Status
register must go high and stay high for the specified maximum conversion time for 16-bits resolution.
The LM95172EWG will always finish a temperature conversion and update the temperature registers before
shutting down.
Writing a “0” to the Shutdown Bit restores the LM95172EWG to normal mode.
INTERNAL REGISTER STRUCTURE
The LM95172EWG has four registers that are accessible by issuing a command byte (a R/W Bit plus the register
address: Control/Status, THIGH, TLOW, and Identification. Which of these registers will be read or written is
determined by the Command Byte. See COMMUNICATING WITH THE LM95172EWG for a complete
description of the serial communication protocol. The following diagram describes the Command Byte and lists
the addresses of the various registers. On power-up, the Command Byte will point to the Temperature Register
by default. The temperature is read by lowering the CS line and then reading the 16-Bit temperature register; all
other registers are accessed by writing a Command Byte after reading the temperature.
All registers can be communicated with, either in Continuous Conversion mode or in Shutdown mode. When the
LM95172EWG has been placed in Shutdown Mode, the Temperature register will contain the temperature data
which resulted from the last temperature conversion (whether it was the result of a continuous-conversion
reading or a one-shot reading).
Command Byte
P7
P6
P5
P4
P3
P2
P1
P0
R/W
0
0
0
0
Register Select
Bit <7> Read/Write Bit. Tells the LM95172EWG if the host will be writing to, or reading from, the register to which
this byte is pointing.
Bits <6:3> Not Used. These Bits must be zero. If an illegal address is written, the LM95172EWG will return
0000h on the subsequent read.
Bits <2:0> Pointer Address Bits. Points to desired register. See table below.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
P2
0
P1
0
P0
0
Register
(1)
Invalid.
Control/Status
THIGH
0
0
1
0
1
0
0
1
1
TLOW
1
0
0
(1)
1
0
1
Invalid.
1
1
0
1
1
1
Identification
(1) Invalid. The LM95172EWG will return a "0" if read. If written to, no valid register will be modified.
Power-On Reset state: 00h
Reset Conditions: Upon Power-on Reset
Temperature Register
(Read Only): Default Register
D15
D14
D13
D12
D11
D10
D9
D8
Sign
128°C
64°C
32°C
16°C
8°C
4°C
2°C
D7
1°C
D6
D5
D4
0.125°C
D3
0.0625°C
D2
0.03125°C
D1
0.015625°C
D0
Conversion - Toggle/ 0.0078125°C
0.5°C
0.25°C
Bit <15:1>: Temperature Data Byte. Represents the temperature that was measured by the most recent
temperature conversion in two's complement form. On power-up, this data is invalid until the DAV Bit in the
Control/Status Register is high (that is, after completion of the first conversion).
The resolution is user-programmable from 13-Bit resolution (0.0625°C) through 16-Bit resolution (0.0078125°C).
The desired resolution is programmed through Bits 4 and 5 of the Control/Status Register. See the description of
Control/Status Register for details on resolution selection.
The Bits not used for a selected resolution are always set to "0" and are not to be considered part of a valid
temperature reading. For example, for 14-Bit resolution, Bit <1> is not used and, therefore, it is invalid and is
always zero.
Bit <0>: Conversion Toggle or, if 16-Bit resolution has been selected, this is the 16-Bit temperature LSB.
When in 13-Bit, 14-Bit, or 15-Bit resolution mode, this Bit toggles each time the Temperature register is read if a
conversion has completed since the last read. If conversion has not completed, the value will be the same as the
last read.
When in 16-Bit resolution mode, this is the Least Significant Bit of the temperature data.
Reset Conditions: See Software Reset Sequence, Power-Up Sequence, and INITIAL SOFTWARE RESET AND
POWER-UP SEQUENCES AND POWER ON RESET (POR) for reset conditions.
One-Shot State: 8000h (-256°C)
Control/Status Register
(Read/Write) Pointer Address: 81h (Read); 01h (Write)
D15
D14
D13
D12
D11
D10
D9
D8
SD
One-Shot
OVERTEMP Reset Conversion Toggle OVERTEMP Status
THIGH
TLOW
DAV
D7
OVERTEMP Disable
D6
D5
D4
D3
D2
reserved
D1
D0
OVERTEMP POL
RES1
RES0
0
reserved
0
14
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Bit <15>: Shutdown (SD) Bit. Writing a “1” to this bit and holding it high for at least the specified maximum
conversion time, at the existing temperature resolution setting, enables the Shutdown Mode. Writing a “0” to this
bit restores the LM95172EWG to normal mode.
Bit <14>: One-Shot Bit. When in shutdown mode (Bit <15> is "1"), initiates a single temperature conversion and
update of the temperature register with new temperature data. Has no effect when in continuous conversion
mode (i.e., when Bit <15> is "0"). Always returns a "0" when read.
Bit <13>: OVERTEMP Reset Bit. Writing a "1" to this Bit resets the OVERTEMP Status bit and, after a possible
wait up to one temperature conversion time, the OVERTEMP pin. It will always return a "0" when read.
Bit <12>: Conversion Toggle Bit. Toggles each time the Control/Status register is read if a conversion has
completed since the last read. If conversion has not been completed, the value will be the same as last read.
Bit <11>: OVERTEMP Status Bit. This Bit is "0" when OVERTEMP output is low and "1" when OVERTEMP
output is high. The OVERTEMP output is reset under the following conditions: (1) Cleared by writing a "1" to the
OVERTEMP Reset Bit (Bit <13>) in this register or (2) Measured temperature falls below the TLOW limit. If the
temperature is still above THIGH, and OVERTEMP Reset is set to "1", then the Bit and the pin clear until the next
conversion, at which point the Bit and pin would assert again.
Bit <10>: Temperature High (THIGH) Flag Bit. This Bit is set to "1" when the measured temperature exceeds the
THIGH limit stored in the programmable THIGH register. The flag is reset to "0" when both of two conditions are
met: (1) temperature no longer exceeds the programmed THIGH limit and (2) upon reading the Control/Status
Register. If the temperature no longer exceeds the THIGH limit, the status Bit remains set until it is read by the
master so that the system can check the history of what caused the OVERTEMP to assert.
Bit <9>: Temperature Low (TLOW) Flag Bit. This Bit is set to "1" when the measured temperature falls below the
TLOW limit stored in the programmable TLOW register. The flag is reset to "0" when both of two conditions are met:
(1) temperature is no longer below the programmed TLOW limit and (2) upon reading the Control/Status Register.
If the temperature is no longer below, or equal to, the TLOW limit, the status Bit remains set until it is read by the
master so that the system can check the history of what caused the OVERTEMP to assert.
Bit <8>: Data Available (DAV) Status Bit. This Bit is "0" when the temperature sensor is in the process of
converting a new temperature. It is "1" when the conversion is done. It is reset after each read and goes high
again after one temperature conversion is done. In one-shot mode: after initiating a temperature conversion while
operating, this status Bit can be monitored to indicate when the conversion is done. After triggering the one-shot
conversion, the data in the temperature register is invalid until this Bit is high (i.e., after completion of the first
conversion).
Bit <7>: OVERTEMP Disable Bit. When set to "0" the OVERTEMP output is enabled. When set to "1" the
OVERTEMP output is disabled. This Bit also controls the OVERTEMP Status Bit (this register, Bit <11>) since
that Bit reflects the state of the OVERTEMP pin.
Bit <6>: OVERTEMP Polarity Bit. When set to "1", OVERTEMP is active-high. When "0" it is active-low.
Control/Status Register (Continued)
Bit <5:4>: Temperature Resolution Bits. Selects one of four user-programmable temperature data resolutions as
indicated in the following table.
Control/Status Register
Resolution
Bit 5
Bit 4
Bits
13
14
15
16
°C
0
0
1
1
0
1
0
1
0.0625
0.03125
0.015625
0.0078125
Bit <3>: Always write a zero to this Bit.
Bit <2:1>: Reserved Bits. Will return whatever was last written to them. Value is zero on power-up.
Bit <0>: Always write a zero to this Bit.
Reset State: 0000h
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
Reset Conditions: Upon Power-on Reset.
THIGH: Upper Limit Register
(Read/Write) Pointer Address: 82h (Read); 02h (Write)
D15
D14
D13
D12
D11
D10
D9
D8
Sign
128°C
64°C
32°C
16°C
8°C
4°C
2°C
D7
D6
D5
D4
D3
D2
D1
D0
1°C
0.5°C
0.25°C
Reserved
Bit <15:5>: Upper-Limit Temperature byte. If the measured temperature, stored in the temperature register,
exceeds this user-programmable temperature limit, the OVERTEMP pin will assert and the THIGH flag in the
Control/Status register will be set to "1".
Bit <4:0>: Reserved. Returns all zeroes when read.
Reset State: 4880h (+145°C)
Reset Conditions: Upon Power-on Reset.
TLOW: Lower Limit Register
(Read/Write) Pointer Address: 83h (Read); 03h (Write)
D15
D14
D13
D12
D11
D10
D9
D8
Sign
128°C
64°C
32°C
16°C
8°C
4°C
2°C
D7
D6
D5
D4
D3
D2
D1
D0
1°C
0.5°C
0.25°C
Reserved
Bit <15:5>: Lower-Limit Temperature byte. If the measured temperature that is stored in the temperature register
falls below this user-programmable temperature limit, the OVERTEMP pin will not assert and the TLOW flag in the
Control/Status register will be set to "1".
Bit <4:0>: Reserved. Returns all zeroes when read.
Reset State: 4600h (+140°C)
Reset Conditions: Upon Power-on Reset.
MFGID: Manufacturer, Product, and Step ID Register
(Read Only) Pointer Address: 87h
D15
D14
D13
D12
D11
D10
D9
D8
1
0
0
0
0
0
0
0
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
1
0
0
0
0
Bit <15:8>: Manufacturer Identification Byte. Always returns 80h to uniquely identify the manufacturer as Texas
Instruments Corporation.
Bit <7:4>: Product Identification Nibble. Always returns 30h to uniquely identify this part as the LM95172EWG.
Bit <3:0>: Die Revision Nibble. Returns 0h to uniquely identify the revision level as zero.
Reset State: 8030h
Reset Conditions: Upon Power-on Reset.
16
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
LM95172
www.ti.com
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
Typical Applications
+3.3 VDC
V
V
100 nF
DD ANALOG
DD IO
CS
10k
GPI/O
RXD
SI/O
LM95172EWG
OVERTEMP
INTEL 196
Microcontroller
SC
TXD
GND
OVERTEMP
Figure 14. Temperature monitor using Intel 196 processor
+3.3 VDC
V
V
DD IO
100 nF
DD ANALOG
CS
10k
GPI/O1
LM95172EWG
10k
OVERTEMP
SI/O
SC
GPI/O2
MSIO
68HC11
Microcontroller
SC
GND
OVERTEMP
Figure 15. LM95172EWG digital input control using microcontroller's general purpose I/O.
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LM95172
LM95172
SNOSB33B –DECEMBER 2009–REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Revision A (March 2013) to Revision B
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 17
18
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM95172
PACKAGE OPTION ADDENDUM
www.ti.com
6-Sep-2015
PACKAGING INFORMATION
Orderable Device
LM95172EWG
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 200
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
NRND
CFP
CFP
NAC
10
10
TBD
Call TI
Call TI
LM95172
EWG
LM95172EWG/NOPB
ACTIVE
NAC
54
Green (RoHS
& no Sb/Br)
A42
Level-1-NA-UNLIM
-40 to 200
LM95172
EWG
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
6-Sep-2015
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
NAC0010A
WG10A (Rev H)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
相关型号：
LM95213
2-Diode Input and Local Digital Temperature Sensor with Two-Wire Interface and TCRIT Outputs
NSC
LM95213
2-Diode Input and Local Digital Temperature Sensor with Two-Wire Interface and TCRIT Outputs
TI
LM95213CISD
2-Diode Input and Local Digital Temperature Sensor with Two-Wire Interface and TCRIT Outputs
NSC
LM95213CISD
Switch/Digital Output Temperature Sensor, DIGITAL TEMP SENSOR-SERIAL, 11BIT(s), 2Cel, SQUARE, SURFACE MOUNT, LLP-14
TI
LM95213CISD/NOPB
2-Diode Input and Local Digital Temperature Sensor with Two-Wire Interface and TCRIT Outputs
TI
LM95213CISDX
2-Diode Input and Local Digital Temperature Sensor with Two-Wire Interface and TCRIT Outputs
NSC
LM95213CISDX/NOPB
±2°C Dual Remote and Local Temperature Sensor with SMBus Interface 14-WSON -40 to 140
TI
©2020 ICPDF网 联系我们和版权申明