LMH0051SQE/NOPB [TI]
具有 LVDS 接口的 HD/SD/DVB-ASI SDI 解串器 | RHS | 48 | -40 to 85;
| 型号： | LMH0051SQE/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有 LVDS 接口的 HD/SD/DVB-ASI SDI 解串器 | RHS | 48 | -40 to 85 接口集成电路 |
| 文件： | 总33页 (文件大小：505K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
3 Gbps, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface
Check for Samples: LMH0041, LMH0051, LMH0071, LMH0341
1
FEATURES
DESCRIPTION
The LMH0341/0041/0071/0051 SDI Deserializers are
part of TI’s family of FPGA-Attach SER/DES products
supporting 5-bit LVDS interfaces with FPGAs. When
paired with a host FPGA the LMH0341 automatically
detects the incoming data rate and decodes the raw
5-bit data words compliant to any of the following
standards: DVB-ASI, SMPTE 259M, SMPTE 292M,
or SMPTE 424M. See Table 1 for details on which
Standards are supported per device.
23
•
5-Bit LVDS Interface
•
•
No External VCO or Clock Required
Reclocked Serial Loopthrough With Cable
Driver
•
•
•
•
Powerdown Mode
3.3V SMBus Configuration Interface
Small 48-Pin WQFN Package
Industrial Temperature range: -40°C to +85°C
The interface between the LMH0341 and the host
FPGA consists of a 5-bit wide LVDS bus, an LVDS
clock and an SMBus interface. No external VCOs or
clocks are required. The LMH0341 CDR detects the
frequency from the incoming data stream, generates
a clean clock and transmits both clock and data to
the host FPGA. The LMH0341, LMH0041 and
LMH0071 include a serial reclocked loopthrough with
integrated SMPTE compliant cable driver. Refer to
Table 1 for a complete listing of single channel
deserializers offered in this family.
APPLICATIONS
•
SDI Interfaces for:
–
–
–
–
Video Cameras
DVRs
Video Switchers
Video Editing Systems
KEY SPECIFICATIONS
The FPGA-Attach SER/DES product family is
supported by a suite of IP which allows the design
engineer to quickly develop video applications using
the SER/DES products. The product is packaged in a
physically small 48 pin WQFN package.
•
•
•
Output compliant with SMPTE 259M-C, SMPTE
292M, SMPTE 424M and DVB-ASI (See Table 1)
Typical power dissipation: 590 mW
(loopthrough disabled, 3G datarate)
0.6 UI Minimum Input Jitter Tolerance
General Block Diagram
RESET
LOCK
GPIO[2:0]
SDA
DVB_ASI
Loopthru_EN
Control
SMBus
SCK
SMB_CS
RXCLK
RX4
RX_MUX_SEL
RXIN0
RXIN1
RX3
CLK
CDR
Data
MUX
RX2
RX1
TXOUT
RX0
LVDS Drivers
SMPTE Cable Driver
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TRI-STATE is a registered trademark of National Semiconductor Corporation.
2
3
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2013, Texas Instruments Incorporated
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
Connection Diagrams
48
43
41
47
44
38
46
45
39
37
42
40
1
2
3
4
5
6
36
35
V
V
V
DD3V3
DD3V3
DD2V5
Loopthru_EN
GPIO_0
SMB_CS
SCK
34
33
32
GPIO_1
LMH0341,
LMH0041,
LMH0071
RSVD_H
DVB_ASI
SDA
31
LOCK
RESET
GND
TOP VIEW
(not to scale)
7
8
9
30
29
V
DD2V5
48-pin WQFN Package
GND
DAP = GND
28
27
26
25
GND
GND
V
DDPLL
10
11
12
LF_CP
GPIO_2
LF_REF
RX_MUX_SEL
V
DD2V5
19
18
14
16
20
13
15
24
17
21
22
23
Figure 1. Connection Diagram for LMH0341 / LMH0041 / LMH0071
2
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
48
43
41
47
44
38
46
45
39
37
42
40
1
2
3
4
5
6
36
35
V
V
V
DD3V3
N/C
DD3V3
DD2V5
GPIO_0
GPIO_1
SMB_CS
SCK
34
33
32
LMH0051
RSVD_H
DVB_ASI
SDA
TOP VIEW
(not to scale)
31
LOCK
RESET
GND
7
8
9
30
29
V
DD2V5
GND
48-pin WQFN Package
DAP = GND
28
27
26
25
GND
GND
V
DDPLL
10
11
12
LF_CP
GPIO2
LF_REF
RX_MUX_SEL
V
DD2V5
19
18
14
16
20
13
15
24
17
21
22
23
Figure 2. Connection Diagram for LMH0051
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
PIN DESCRIPTIONS
Pin Name
Type
Description
LVDS Input Interface
RX[4:0]+
RX[4:0]-
Output, LVDS
Output, LVDS
LVDS Data Output Pins
Five channel wide DDR interface.
RXCLK+
RXCLK-
LVDS Clock Output Pins
DDR Interface.
Serial Data Inputs
RXIN0+
RXIN0-
Input, Differential
Input, Differential
Serial differential input Pins
Channel 0
RXIN1+
RXIN1-
Serial differential input Pins
Channel 1
Loopthrough Serial Output
TXOUT+
Output, CML
Serial Digital Interface Output Pin
Non-Inverting Output
TXOUT-
Output, CML
Serial Digital Interface Output Pin
Inverting Output
SMBus Interface
SDA
I/O, LVCMOS
Input, LVCMOS
Input, LVCMOS
SMBus Data I/O Pin
SCK
SMBus Clock Input Pin
SMB_CS
SMBus Chip Select Input Pin
Device is selected when High.
Control and Configuration Pins
RESET
Input, LVCMOS
Reset Input Pin
H = normal mode
L = device in RESET
LOCK
Output, LVCMOS
Input, LVCMOS
Input, LVCMOS
Input, LVCMOS
PLL LOCK Status Output
H = unlock condition
L = PLL is Locked
DVB_ASI
Loopthru_EN
RX_MUX_SEL
DVB_ASI Select Input
H = DVB_ASI Mode enabled
L = Normal Mode enabled
Loopthrough enable Input
H=Reclocked Loopthrogh active
L=Reclocked Loopthrough disabled
Input multiplexer select
H=RXIN1 selected
L=RXIN0selected
GPIO[2:0]
RSVD_H
I/O, LVCMOS
General Purpose Input / Output
Software configurable I/O pins.
Input, LVCMOS
Configuration Input – Must tie High
Pull High via 5 kΩ resistor to VDD3V3
Analog Inputs
RSET
Input
Input
Serial Loopthrough Output Amplitude Control
Resistor connected from this pin to ground to set the signal amplitude. Nominally 7.87kΩ
for 800mV output (SMPTE).
LF_CP
LF_REF
DNC
Loop Filter Connection
Loop Filter Reference
Do Not Connect – Leave Open
Power Supply and Ground
VDD3V3
VDDPLL
VDD2V5
GND
Power
3.3V Power Supply connection
3.3V PLL Power Supply connection
2.5V Power Supply connection
Power
Power
Ground
Ground connection – The DAP (large center pad) is the primary GND connection for the
device and must be connected to Ground along with the GND pins.
4
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
Device
SNLS272Q –APRIL 2007–REVISED APRIL 2013
Table 1. Feature Table
SMPTE 424M
Support
SMPTE 292M
Support
SMPTE 259M
Support
DVB-ASI Support
Active Loopthrough
LMH0341
LMH0041
LMH0071
LMH0051
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
(1)(2)
Absolute Maximum Ratings
Supply Voltage (VDD3V3
Supply Voltage(VDD2V5
LVCMOS input voltage
)
−0.3V to +4.0V
–0.3V to +3.0V
−0.3V to (VDD3V3+0.3V)
−0.3V to (VDD3V3+0.3V)
–0.3V to +3.6V
0.3V to 3.6V
)
LVCMOS output voltage
SMBus I/O Voltage
LVDS Input Voltage
Junction Temperature
+150°C
Storage Temperature
−65° to 150°C
+260°C
Lead Temperature—Soldering 4 seconds
Thermal Resistance— Junction to Ambient—θJA
ESD Rating—Human Body Model, 1.5 KΩ, 100 pF
26°C/W
≥±8KV
(1) “Absolute Maximum Ratings” are the ratings beyond which the safety of the device cannot be ensured. It is not implied that the device
will operate up to these limits.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
Recommended Operating Conditions
Parameter
Min
Typ
3.3
2.5
Max
3.465
2.625
100
Units
V
Supply Voltage (VDD3V3-GND)
Supply Voltage (VDD2V5-GND)
3.135
2.375
V
Supply noise amplitude (10 Hz to 50 MHz)
Ambient Temperature
mVP-P
°C
−40
+25
+85
Case Temperature
102
°C
Input Data Rate
LMH0341
LMH0041
LMH0071
LMH0051
270
270
270
270
2970
1485
270
Mbps
Mbps
Mbps
Mbps
cm
1485
25
LVDS PCB board trace length (mismatch <2%)
RSTERM — SMBus termination resistor value
Loopthrough Output Driver Pullup Resistor Termination Voltage(1)
1000
2.5
Ω
2.625
V
(1) Maximum termination voltage should be identical to the device supply voltage.
6
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
Electrical Characteristics
Over supply and Operating Temperature ranges unless otherwise specified.
(1)
Symbol
IDD2.5
Parameter
Condition
Min
Typ
Max
Units
2.5V supply current for LMH0341,
LMH041, LMH0071
2.97 Gbps
LT off
67
77
mA
1.485 Gbps
LT off(2)
52
40
99
84
65
59
46
mA
mA
mA
mA
mA
270 Mbps
LT off(2)
2.97 Gbps
LT on
108
92
1.486 Gbps
LT on(2)
270 Mbps
LT on(2)
71
2.5V supply current for LMH0051
1.485 Gbps
270 Mbps
LT off(2)
52
59
mA
mA
mA
mA
mA
mW
mW
40
46
IDD3.3
3.3V supply current for LMH0341,
LMH0041, LMH0071
106
112
106
617
580
120
127
119
710
670
LT on(2)
3.3V supply current for LMH0051
Power Consumption
PD
2.97 Gbps, loopthrough enabled
1.485 Gbps, loopthrough
enabled(2)
270 Mbps, Loopthrough
enabled(2)
532
517
480
450
620
610
560
530
mW
mW
mW
mW
2.97 Gbps, Loopthrough
Disabled(2)
1.485 Gbps, Loopthrough
Disabled(2)
270 Mbps, Loopthrough
Disabled(2)
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
(2) Specification ensured by Characterization for LMH0341, other variants production tested
Control Pin Electrical Characteristics
Over supply and Operating Temperature ranges unless otherwise specified. Applies to DVB_ASI,RESET and LOCK,GPIO
Pins, RX_MUX_SEL, Loopthru_EN(1)
Symbol
Parameter
Condition
Min
Typ
Max
Units
VIH
VIL
High Level Input Voltage
2.0
VDD3V3
+0.3
V
Low Level Input Voltage
High Level Output Voltage
−0.3
2.7
0.8
V
V
VOH
IOH = −0.4 mA
3.25
3.2
0.1
0.9
IOH = −2 mA
IOL = 2 mA
2.7
V
VOL
VCL
IIN
Low Level Output Voltage
Input Clamp Voltage
Input Current
0.3
−1.5
40
V
ICL = −18 mA
V
VIN = 0.4V, 2.5V or VDDPullup
and pulldown resistors not
enabled.
–40
μA
IOS
Output Short Circuit Current
VOUT = 0V
–44
mA
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
SDI Input Electrical Characteristics
Over supply and Operating Temperature ranges unless otherwise specified.
(1)
Symbol
Parameter
Condition
Min
Typ
Max
Units
VID
Input Differential Voltage
DC Coupled, VCM = 0.05V to
VDD-0.05V(2)
230
2200
mV
IIN
Input Current
0V < VIN < 2.4V
−350
50
µA
Ω
RIT
Input Termination
Input Jitter Tolerance
84
100
6
116
TOLJIT
Frequency < f2 (From SMPTE
RP 184)
UI
Frequency <f3
See Figure 9
0.6
UI
λBW
Jitter Transfer Function
3 dB loop bandwidth
0.13%
Fraction of
Datarate
δ
Jitter Peaking
See Figure 9
0.05
dB
dB
RL
Input Return Loss
Measured on 'ALP' evaluation
board(2)
>25dB to
1.5GHz
>12dB to
3 GHz
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
(2) Specification ensured by characterization
LVDS Output Electrical Characteristics
Over supply and Operating Temperature ranges unless otherwise specified.
(1)
Symbol
VOD
Parameter
Condition
Min
Typ
Max
310
35
Units
mV
Differential Output Voltage
RL = 100Ω
230
ΔVOD
Change in VOD between
mV
complementary output states
VOS
Offset Voltage
1.125
—50
1.25
1.375
35
V
ΔVOS
Change in VOS between
complementary output states
mV
IOS
Output Short Circuit Current
VOUT = 0V, RL = 100Ω
mA
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
8
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
LVDS Switching Characteristics
Over supply and Operating Temperature ranges unless otherwise specified.
(1)
Symbol
tROTR
tROTF
tROCP
Parameter
Condition
Min
Typ
300
300
2T
Max
Units
ps
LVDS Low to High Transition time
LVDS High to Low Transition time
Receiver output clock period
See Figure 3 LVDS Switching
times
ps
RxCLKOUT is DDR. If divide by
4 is enabled, the output clock
period will be doubled
ns
tRODC
tROCH
tROCL
tRBIT
RxCLKOUT Duty Cycle
RxCLKOUT high time
RxCLKOUT low time
Receiver output bit width
45
50
T
55
%
ns
ns
ns
ps
ps
ps
See Receiver timing
specifications
1.51
1.51
tDVBC
tDVAC
tROJR
RX data transition to RXCLK transition See Receiver timing
650
650
specifications(2)
RXCLK transition to RX data transition
Receiver output Random Jitter
Receiver output intrinsic random
2.5
jitter. Bit error rate ≤ 10-15
.
Alternating 10 pattern. RMS(3)
(3)
tROJT
tRD
Peak-to-Peak Receiver Output Jitter
Receiver Propagation Delay
70
125
24
ps
See Figure 5 Receiver (LVDS
Interface) Propagation Delay
12 T
tRLA
Receiver Link Acquisition Time
LVDS Output Skew
From device reset or change in
input data rate to locked
condition
ms
ps
tLVSK
LVDS Differential Output Skew
20
between + and − pins
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
(2) Specification Characterized at 2.97 Gbps, 1.485 Gbps and 270 Mbps, production tested at 270 Mbps only
(3) Specification ensured by characterization
t
t
ROCH
ROCL
80%
80%
RXCLKOUT
20%
20%
ROTR
t
t
ROTF
RX[4:0]
t
t
DVBC
DVBC
t
t
DVAC
DVAC
Figure 3. LVDS Switching Times
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
SMBus Input Electrical Characteristics
Over supply and Operating Temperature ranges unless otherwise specified.
(1)
Symbol
VSIL
Parameter
Data, Clock Input Low Voltage
Data, Clock Input High Voltage
Nominal Bus Voltage
Condition
Min
Typ
Max
0.8
Units
V
VSIH
2.1
VSDD
3.465
0.3
V
VSDD
VOL
2.375
V
Output Low voltage
IOL=2mA
V
(2)
ISLEAKB
ISLEAKP
CSI
Input Leakage per bus segment
Input Leakage per pin
See
−200
−10
200
10
μA
μA
pF
SCK and SDA pins
(2) (3)
Capacitance for SMBdata and SMBclk See
10
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
(2) Recommended value—Parameter is not tested.
(3) Recommended maximum capacitance load per bus segment is 400 pF.
SMBus Switching Characteristics
Over supply and Operating Temperature ranges unless otherwise specified.
(1)
Symbol
fSMB
Parameter
Condition
Min
10
Typ
Max
Units
kHz
μs
Bus Operating Frequency
100
tBUF
Bus free time between stop and start
condition
4.7
(2)
(2)
tSU:CS
tH:CS
Minimum time between SMB_CS
being active and Start condition
30
100
4.0
ns
ns
μs
Minimum time between stop condition
and releasing SMB_CS
tHD:STA
Hold time after (repeated) start
condition. After this period, the first
clock is generated
At ISPULLUP = MAX
tSU:STA
tSU:STO
tHD:DAT
tSU:DAT
tLOW
Repeated Start condition setup time
Stop Condition setup time
Data hold time
4.7
4.0
300
250
4.7
4.0
μs
μs
ns
ns
μs
μs
ms
Data setup time
Clock Low Period
tHIGH
Clock high time
50
tPOR
Time in which a device must be
operational after power on
500
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
(2) Specification ensured by characterization
SMB_CS
t
SU:CS
t
LOW
t
H:CS
t
HIGH
t
R
SCK
t
t
t
t
HD:STA
HD:DAT
F
SU:STA
t
t
SU:STO
BUF
t
SU:DAT
SDA
ST
SP
SP
ST
Figure 4. SMBus Timing Parameters
10
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
SDI Output Switching Characteristics (LMH0341 / LMH0041 / LMH0071)
(1)
Over supply and Operating Temperature ranges unless otherwise specified.
Symbol
Parameter
SDI Output Datarate
Condition
Min
Typ
Max
2970
135
145
1000
135
145
1000
25
Units
MHz
ps
270
tr
SDI Output Rise Time
SDI Output Fall Time
DR=2.97 Gbps(2)
DR=1.485 Gbps(2)
DR=270 Mbps(2)
DR=2.97 Gbps(2)
DR=1.485 Gbps(2)
DR = 270 Mbps(2)
2.97 Gbps(2)
400
400
tf
ps
ps
ps
ps
ps
ps
ns
Δtt
Mismatch between Rise and Fall
times
1.485 Gbps(2)
270 Mbps(2)
30
100
tSD
tJ
Propagation Delay Latency
Peak to Peak Output Jitter
tCIP
25
2.97 Gbps(2) (3)
1.485 Gbps(2) (3)
270 Mbps(2) (3)
Into 75Ω Load
40
50
35
65
110
880
VOD
SDI Output Voltage(Loopthrough
Output)
720
800
mV
RL
tOS
Output Return Loss
Output Overshoot
Measured 5 MHz to 1483 MHz(2)
(2)
15
dB
%
5
(1) Typical Parameters measured at VDD=3.3V, TA=25°C. They are for reference purposes and are not production tested.
(2) Specification ensured by characterization
(3) Measured in accordance with SMPTE RP184.
Symbol N-1
Symbol N+1
Symbol N+3
Symbol N+4
Symbol N
Symbol N+2
RXIN
t
RD
RXCLK
Symbol N-4
Symbol N-3
Symbol N-2
Symbol N-1
T
Symbol N
RX[0..4]
Figure 5. Receiver (LVDS Interface) Propagation Delay
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
FUNCTIONAL DESCRIPTION
DEVICE OPERATION
The DES is used in digital video signal origination equipment. It is intended to be operated in conjunction with an
FPGA host which processes data received by the SER, and converts the five bit output data to an appropriate
parallel video format — usually 10 or 20 bits wide. In most applications, the input data to the DES will be data
compliant with DVB ASI, SMPTE 259M-C, SMPTE 292M or SMPTE 424M, and the decoding will be done by the
IP provided by TI or similar IP to result in a decoded output. TI offers IP in source code format to perform the
appropriate decoding of the data, as well as evaluation platforms to assist in the development of target
applications. For more information please contact your local TI Sales Office/Distributor
POWER SUPPLIES
The DES has several power supply pins, at 2.5V as well as 3.3V. It is important that these pins all be connected,
and properly bypassed. Bypassing should consist of parallel 4.7μF and 0.1μF capacitors as a minimum, with a
0.1μF capacitor on each power pin. The device has a large contact in the center of the bottom of the package.
This contact must be connected to the system GND as it is the major ground connection for the device. A 22 μF
capacitor is required on the VDDPLL pin which is connected to the 3.3V rail
Discrete bypassing is ineffective above 30 MHz to 50 MHz in power plane-based distribution systems. Above this
frequency range, the intrinsic capacitance of the power-ground system can be used to provide additional RF
bypassing. To make the best use of this, make certain that there are PCB layers dedicated to the Power supplies
and to GND, and that they are placed next to each other to provide a distributed capacitance between power and
GND.
The DES will work best when powered from linear regulators. The output of linear regulators is generally cleaner
with less noise than switching regulators. Output filtering and power system frequency compensation are
generally simpler and more effective with linear regulators. Low dropout linear regulators are available which can
usually operate from lower input voltages such as logic power supplies, thereby reducing regulator power
dissipation. Cascading of low dropout regulators should not be done since this places the entire supply current
load of both load systems on the first regulator in the cascade and increases its loading and thermal output.
POWER UP
The 3.3V power supply should be brought up before the 2.5V supply. The timing of the supply sequencing is not
important. The device has a power on reset sequence which takes place once both power supplies are brought
up. This sequence will reset all register contents to their default values, and will place the PLLs into link
acquisition mode, attempting to lock on the RXIN0input.
RESET
There are three ways in which the device may be reset. There is an automatic reset which happens on power-up;
there is a reset pin, which when brought low will reset the device, with normal operation resuming when the pin is
driven high again. The third way to reset the device is a soft reset, implemented via a write to the reset register.
This reset will put all of the register values back to their default values, except it will not affect the address
register value if the SMBus default address has been changed.
LVDS OUTPUTS
The DES has LVDS outputs, compatible with ANSI/TIA/EIA-644. LVDS outputs expect to drive a 100Ω
transmission line which is properly terminated at the host FPGA inputs. It is recommended that the PCB trace
between the FPGA and the receiver be less than 25 cm. Longer PCB traces may introduce signal degradation as
well as channel skew which could cause serialization errors.
The LVDS outputs on the DES have a programmable output swing. The default condition is for the smaller size
swing, in order to save power. If a larger amplitude output swing is desired, this can be effected through the use
of register 0x27h
12
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
LVDS OUTPUT TIMING
The DES output timing, in it's default condition, is described in LVDS Switching Characteristics. The user has the
ability to adjust the LVDS output timing to make it easier to latch into the host FPGA if desired. This is done via
register 0x28h where both the clock to data timing may be adjusted, as well as changing the RXCLK from being
a DDR clock to a clock at the rate of DDR/2
LOOP FILTER
The DES has an internal PLL which is used to recover the embedded clock from the input data. The loop filter for
this PLL has external components, and for optimum results in Serial Digital Interface applications, a capacitor
and a resistor in series should be connected between pins 26 and 27 as shown in the typical interface circuit.
DVB-ASI MODE
DVB-ASI mode is enabled when the DVB-ASI pin is brought to a high state. When the DVB-ASI mode is
enabled, an internal framer and 8b10b decoder is engaged such that the data appearing on RX0-RX3 will
represent a nibble of the decoded 8b10b data. RX4 is an Idle character detect and can be used as an enable to
allow the receiver to not write data into an external FIFO. RX4 is high if the data being presented on RX0-RX3
represents the idle character. The Least Significant Nibble of data is presented on the rising edge of RXCLK, and
the most significant on the falling edge of RXCLK.
The internal 8b10b decoder needs to receive up to 110 consecutive K28.5 characters to properly initialize and
frame the data so that the decoded 8b10b data presented at the output of the device is correct.
SDI INPUT INTERFACING
The device has two inputs, one of which is selected via a multiplexer with the RX_MUX_SEL pin. Whichever
input is selected will be routed to the clock recovery portion of the deserializer, and once it is reclocked, the
signal will be fed to the loopthrough outputs. Most SDI interfaces require an equalizer to meet performance
requirements. For HD-SDI and SD-SDI applications, the LMH0044 is an ideal equalizer to use for this. The
LMH0044 is packaged in a small compact package and the outputs can be connected directly to the RXIN inputs
of the LMH0041. The LMH0344 is pin compatible with the LMH0044 and will support 3 Gbps data, making it an
ideal choice to accompany the LMH0341.
V
DD3V3
500 mF
8 k5
500 mF
8 k5
RXIN+
RXIN-
1005
Figure 6. Simplified SDI Input Circuit
SWITCHING SDI INPUTS
When the input to the DES is switched from one source to another, either via the internal 2:1 multiplexor on the
inputs, or via an external crosspoint switch, there are a variety of behaviors possible If the input switch is
between two signals operating at the same datarate, then in most cases, the DES will not lose lock. There will be
a small number of words with corrupted data as the PLL slews it's phase to match the new input signal. Under
some circumstances (dependent on phase difference between the inputs, temperature, etc) it is possible that the
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
PLL will lose lock, and then reacquire lock. This condition can be seen by monitoring the LOCK pin where a high
going pulse will indicate a loss of lock condition. If a loss of lock happens, it will be for a time period of
approximately 5ms before lock is reattained. In the invent that the switch on the input is between signals at
different datarates — for example from a 270 Mbps signal to a 1.485 Gbps input, then the lock procedure is
much more complex, and the lock time will be significantly longer. In either case, the IP that is processing the
received signal will need to reestablish the proper framing of the words.
SDI OUTPUT INTERFACING
The serial loopthrough outputs provide low-skew complementary or differential signals. The output buffer is a
current mode design, and as such has a high impedance output. To drive a 75Ω transmission line, a 75Ω resistor
from each of the output pins to VDD2V5 should be connected. This resistor has two functions—it converts the
current output to a voltage, which is used to drive the cable, and it acts as the back termination resistor for the
transmission line. The output driver automatically adjusts its slew rate depending on the input datarate so that it
will be in compliance with SMPTE 259M, SMPTE292M or SMPTE 424M as appropriate. In addition to output
amplitude and rise/fall time specifications, the SMPTE specs require that SDI outputs meet an Output Return
Loss (ORL) specification. There are parasitic capacitances that will be present both at the output pin of the
device and on the application printed circuit board. To optimize the return loss, these must be compensated for,
usually with a series network comprising a parallel inductor and resistor. The actual values for these components
will vary from application to application, but the typical interface circuit shows values that would be a good
starting point.
TXOUT+
TXOUT-
2.5V
2.5V
24 mA
Figure 7. Simplified SDI Output Circuit
JITTER MANAGEMENT
SMPTE 424M (the 3 Gbps standard) relaxed the requirements of SDI transmitters from 0.2UI to 0.3UI, which
means that the challenge of receiving these signals error free is very difficult. The parameter of importance to
determine if the DES will be able to receive the signal error free is the Jitter Tolerance. Figure 10 shows the
LMH0341 Jitter tolerance curve with a 2.97 Gbps input — any signal which has less jitter than what is on the
upper curve of Figure 10 will be able to be received by the DES. The lower line in the curve shows the SMPTE
requirement for any receiver. There is a slight dip in the level at frequencies abive about 10MHz which is an
artifact of the test equipment that was used to capture the data. Once the signal is received, the next concern as
far as jitter goes is how much of the jitter that was on the input signal will be passed through to the RXCLK
output. This is answered by the Jitter transfer characteristics. The Jitter transfer function is the ratio of the input
jitter to the output jitter, measured as a function of frequency. The specification tables show two of the
parameters related to this curve — δ is the jitter peaking and indicates what the maximum gain of the jitter is.
Ideally δ is 0, but a lower number is better. If several devices are used in a system, and the frequency at which δ
is maximum is the same for all of them, then the gains will multiply, and there is a risk that there will be
excessive jitter accumulating at that frequency. The LMH0341 has very low Jitter peaking, so this should not be a
concern. The other parameter of interest is λ which is the jitter transfer bandwidth. Jitter on the input at the
14
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
frequency λ is attenuated by 3dB, and any jitter at frequencies greater than λ is attenuated by more than this.
From a design standpoint, it means that you primarily only need to worry about the jitter at frequencies below λ.
The LMH0341 adjusts it's loop bandwidth dependent on datarate, so for the lower datarates, it has a lower loop
bandwidth.Figure 10 shows the jitter transfer curve of an LMH0341 with a 2.97 Gbps signal input, 0.5UI of input
jitter, and nominal power supplies and temperature.
1000
100
LMH0341
Jitter Tolerance
10
1
SMPTE
Jitter Tolerance
Spec
0.1
1.E+02
1.E+04
1.E+06
1.E+08
1.E+09
1.E+03
1.E+05
1.E+07
FREQUENCY
Figure 8. Jitter Tolerance Curve
5.00
0.00
á
-5.00
P
P-3dB
-20 dB/decade
-10.00
-15.00
-20.00
-25.00
-30.00
-35.00
-40.00
f1
è
BW
JITTER FREQUENCY
1.00E+031.00E+041.00E+051.00E+06 1.00E+07 1.00E+08
FREQUENCY
Figure 9. Jitter Transfer Curve Parameters
SMBus INTERFACE
Figure 10. Jitter Transfer Curve
The configuration bus conforms to the System Management Bus (SMBus) 2.0 specification. SMBus 2.0 includes
multiple options. The optional ARP (Address Resolution Protocol) feature is not supported. The I/O rail is 3.3V
only and is not 5V tolerant. The use of the SMB_CS signal is recommended for applications with multi-drop
applications (multiple devices to a host).
The System Management Bus (SMBus) is a two wire interface designed for the communication between various
system component chips. By accessing the control functions of the circuit via the SMBus, pin count is kept to a
minimum while allowing a maximum amount of versatility. The SMBus has three pins to control it, there is an
SMBus CS pin which enables the SMBus interface for the device, a Clock and a Data line. In applications where
there might be several devices, the SDA and SCK pins can be bussed together and the individual devices to be
communicated with may be selected via the CS pin The SCL and SDA are both open drain and are pulled high
by external pullup resistors. The DES has several internal configuration registers which may be accessed via the
SMBus. These registers are listed in Table 2 .
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
Transfer Of Data To The Device Via The SMBus
During normal operation the data on SDA must be stable during the time when SCK is high.
START / STOP / IDLE conditions—
There are three unique states for the SMBus:
START A HIGH to LOW transition on SDA while SCK is high indicates a message START condition,
STOP A LOW to HIGH transition on SDA while SCK is high indicates a message STOP condition.
IDLE If SCK and SDA are both high for a time exceeding tBUF from the last detected STOP condition or if they
are high for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE
state.
SMBus Transactions
A transaction begins with the host placing the DES SMBus into the START condition, then a byte (8 bits) is
transferred, MSB first, followed by a ninth ACK bit. ACK bits are ‘0’ to signify an ACK, or ‘1’ to signify NACK, after
this the host holds the SCL line low, and waits for the receiver to raise the SDA line as an ACKnowledge that the
byte has been received.
WRITING TO REGISTERS VIA THE SMBus INTERFACE
To write a data value to a register in the DES, the host writes three bytes, the first byte is the device
address—the device address is a 7 bit value, and if writing to the DES the last bit (LSB) is set to ‘0’ to signify that
the operation is a write. The second byte written is the register address, and the third byte written is the data to
be written into the addressed register. If additional data writes are performed, the register address is
automatically incremented. At the end of the write cycle the host places the bus in the STOP state.
READING FROM REGISTERS VIA THE SMBus INTERFACE
To read the data value from a register, first the host writes the device address with the LSB set to a ‘0’ denoting
a write, then the register address is written to the device. The host then reasserts the START condition, and
writes the device address once again, but this time with the LSB set to a ‘1’ denoting a read, and following this
the DES will drive the SDA line with the data from the addressed register. The host indicates that it has finished
reading the data by asserting a ‘1’ for the ACK bit. After reading the last byte, the host will assert a ‘0’ for NACK
to indicate to the DES that it does not require any more data.
3V3
SMBus
FPGA
Host
Device
3V3
Figure 11. SMBus Configuration 1 — Host to single device
16
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
SMBus
Device
SMBus
Device
SMBus
Device
FPGA
Host
3V3
Figure 12. SMBus Configuration 2 — Host to multiple devices with SMB_CS signals
SMBus
Device
SMBus
Device
SMBus
Device
FPGA
Host
3V3
3V3
3V3
3V3
Figure 13. SMBus Configuration 3 — Host to multiple devices with multiple SMBus Interfaces
GENERAL PURPOSE I/O PINS (GPIO)
The DES has three pins which can be configured to provide direct access to certain register values via a
dedicated pin. For example if a particular application required fast action to the condition of the deserializer losing
it’s input signal, the PCLK detect status bit could be routed directly to an external pin where it might generate an
interrupt for the host processor. GPIO pins can be configured to be in TRI-STATE® (High Impedance) mode, the
buffers can be disabled, and when used as inputs can be configured with a pullup resistor, a pulldown resistor or
no input pin biasing at all.
Each of the GPIO pins has a register to control it. For each of these registers, the upper 4 bits are used to define
what function is desired of the GPIO pin with options being slightly different for each of the three GPIO pins. The
pins can be used to monitor the status of various internal states of the LMH0040 device, to serve as an input
from some external stimulus, and for output to control some external function.
GPIO0 Functions
•
•
•
Allow for the output of a signal programmed by the SMBus
Allow the monitoring of an external signal via the SMBus
Monitor the status of the signal on input 0
GPIO1 Functions
Monitor Power On Reset
•
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
•
•
•
Allow for the output of a signal programmed by the SMBus
Allow the monitoring of an external signal via the SMBus Monitor the status of the signal on input 1
Monitor Lock condition of the input clock recovery PLL
GPIO2 Functions
•
•
•
•
•
Allow for the output of a signal programmed by the SMBus
Allow the monitoring of an external signal via the SMBus
Provides a constant clock signal
LVDS TX Clock at 1/20 full rate
CDR Clock at 1/20 full rate
Bits 2 and 3 are used to determine the status of the internal pullup/pulldown resistors on the device—they are
loaded according to the following truth table:
•
•
•
•
00: pullup and pulldown disabled
01: pulldown enabled
10: pullup enabled
11: reserved
Bit 1 is used to enable or disable the input buffer. If the GPIO pin is to be used as an output pin, then this bit
must be set to a ‘0’ disabling the output.
The LSB is used to switch the output between normal output state and high impedance mode. If the GPIO is to
be used as an input pin, this bit must be set to ‘0’ placing the output in high Z mode.
As an example, if you wanted to use the GPIO0 pin to monitor the status of the input signal on input 0, you would
load register 02h with the value 0010 0001b
V
V
DD3V3
DD3V3
p
p
Output
Input
n
n
Figure 14. Simplified LVCMOS Input Circuit
Figure 15. Simplified LVCMOS Output Circuit
POTENTIAL APPLICATIONS FOR GPIO PINS
In addition to being useful debug tools while bringing a DES design up, there are other practical uses to which
the GPIO pins can be put:
Automatic Switching To Secondary Input If The Signal On The Primary Input Is Lost
By setting GPIO0 to monitor the status of input0 when there is a signal present on input 0, the GPIO0 pin will go
low when there is no signal present on the Input0 pin, if this signal is inverted and then used to drive the
RX_MUX_SEL then if the input on Input0 is lost, the device will automatically switch to Input1.
Another possible use of the GPIO pins is to provide access to external signals such as the CD output from an
equalizer or the LOCK output from the DES itself via the SMBus, helping to minimize the number of connections
between the DES and the FPGA.
18
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
APPLICATION INFORMATION
PCB LAYOUT RECOMMENDATIONS
In almost all applications, the inputs to the DES will be driven by the output of an equalizer such as the
LMH0044. You should follow the recommendations on the equalizer datasheet for the interface between the
input connector and the equalizer—the DES will be placed between the equalizer and the FPGA. If the DES is
too close to the equalizer, then there is a risk of crosstalk between the high speed digital outputs of the DES and
the equalizer inputs. Conversely, if too far away then the interconnect between the equalizer and the DES may
either pick up stray noise, or may broadcast noise since this is a very high speed signal. Be certain to treat the
signal from the equalizer to the DES as a differential trace. If there is skew between the two conductors of the
differential trace, not only might this cause difficulties for the DES receive circuitry, but having a phase difference
between the sides of the pair makes the signal look and radiate like a common mode signal.
If the loopthrough output is going to be used, it is advised that the DES be placed close to the Loopthrough
output BNC connector, and the equalizer be placed close to the SDI Input BNC connector. This will minimize the
lengths of the most critical connections.
The DES includes a cable driver for the loopthrough output. The SMPTE Serial specifications have very stringent
requirements for output return loss on drivers. The output return loss will be degraded by non-idealities in the
connection between the DES and the output connector. All efforts should be taken to minimize the trace lengths
for this area, and to assure that the characteristic impedance of this trace is 75Ω. The 75Ω termination resistor
should be placed as close to the loopthrough output pin as is practicable.
It is recommended that the PCB traces between the host FPGA and the DES be no longer than 10 inches
(25cm) and that the traces be routed as differential pairs, with very tight matching of line lengths and coupling
within a pair, as well as equal length traces for each of the six pairs.
PCB DESIGN DO’S AND DON’TS
DO Whenever possible dedicate an entire layer to each power supply whenever possible—this will reduce the
inductance in the supply plane.
DO use surface mount components whenever possible.
DO place bypass capacitors close to each power pin.
DON’T create ground loops—pay attention to the cutouts that are made in your power and ground planes to
make sure that there are not opportunities for loops.
DON’T allow discontinuities in the ground planes—return currents will follow the path of least resistance—for
high frequency signals this will be the path of least inductance.
DO place the Loopthrough outputs as close as possible to the edge of the PCB where it will connect to the
outside world.
DO make sure to match the trace lengths of all differential traces, both between the sides of an individual pair,
and from pair to pair.
DO remember that VIAs have significant inductance—when using a via to connect to a power supply or ground
layer, two in parallel are better than one.
DO connect the slug on the bottom of the package to a solid Ground connection. This contact is used for the
major GND connection to the device as well as serving as a thermal via to keep the die at a low operating
temperature.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
0
-10
-20
-30
-40
-50
SMPTE 424 Limit
Measured Evaluation
Board Return Loss
-60
1.00E+07
1.00E+08
1.00E+09
1.00E+10
FREQUENCY
Figure 16. Evaluation Board Loopthrough Output Return Loss
TYPICAL SMPTE APPLICATIONS CIRCUIT
A typical application circuit for the DES is shown in Figure 17. This circuit shows the LMH0341 3 Gbps
deserializer, alternately this could employ the LMH0041 or LMH0071 deserializers in lower data rate SMPTE
applications.
The RX interface between the DES and the host FPGA is composed of a 5-bit LVDS Data bus and its LVDS
clock. This is a point-to-point interface. Line termination should be provided by the FPGA device. If not, and
external 100Ω resistor maybe used and should be located as close to the FPGA as possible to minimize stub
lengths. Pairs should be of equal length to minimize any skew impact. The LVDS clock (RXCLK) uses both
edges to transfer the data.
An SMBus is also connected from the host FPGA to the DES. If the SMBus is shared, a chip select signal is
used to select the device being addressed. The SCK and SDA signals require a pull up resistor. The SMB_CS is
driven by a GPO signal from the FPGA. Depending on the FPGA I/O it may also require a pull up unless it is a
push / pull output.
Depending upon the application, several other Host GPIO signals maybe used. This includes the DVB_ASI and
RESET input signals. If these pins are not used, then must be tied off to the desired state. The LOCK signal
maybe used to monitor the DES. If it is unused, leave the pin as a NC (or route to a test point).
Note also in this circuit, the LMH0341 GPIO_1 pin has been configured to provide the status of RXIN_1. When
there is a signal present coming from the LMH0340, then RXIN_1 will be selected. If that signal is lost, the input
MUX will automatically switch over to provide the system reference black signal as the input from RXIN_0.
The DES includes a SMPTE compliant cable driver for the Loopthrough function. While this is a differential driver,
it is commonly used single-endedly to drive 75 Ω coax cables. External 75 Ω pull up resistors are used to the
2.5V rail. The active output(s) also includes a matching network to meet the required Output Return Loss SMPTE
specification. While application specific, in general a series 75 Ω resistor shunted by a 6.8 nH inductor will
provide a starting value to design with. The signal is then AC coupled to the cable with a 4.7 µF capacitor. If the
complementary output is not used, simply terminate it after its AC coupling capacitor to ground. This output (even
though its inverting) may still be used for a loop back or 1:2 function due to the nature of the NRZI coding that
the SMPTE standards require. The output voltage amplitude of the cable driver is set by the RSET resistor. For
single-ended applications, an 7.87kΩ resistor is connected between this pin and ground to set the swing to
800mV.
The PLL loop filter is external for the SER. A capacitor is connected between the LF_CP and LF_REF pins.
Typical value is 30 nF.
There are several configuration pins that requiring setting to the proper level. The RSVD_H pins should be pulled
High to the 3.3V rail with a 5 kΩ resistor. Depending upon the application the DVB_ASI pin may be tied off or
driven.
20
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
There are three supply connections (see bypass discussion in POWER SUPPLIES and also PIN
DESCRIPTIONS for recommendations). The two main supplies are the 3.3V rail and the 2.5V rail. There is also
a 3.3V connection for the PLL circuitry.
There are multiple Ground connections for the device. The main ground connection for the SER is through the
large center DAP pad. This must be connected to ground for proper device operation. In addition, multiple other
inputs are required to be connected to ground as show in Figure 17 and listed in PIN DESCRIPTIONS.
2.5V 3.3V
All Bypass
3.3V 3.3V
CAPS not
shown
2.5V
5 kÖ
5 kÖ
DAP, 8,9,10,
23,24,29
1,15,18,36
2
5
7,25,35
SDI Loopthrough
Output
47
+
5.6 nH
75Ö
75Ö
RX4
-
48
45
4.7 µF
21
+
TXOUT+
TXOUT-
RX3
-
75Ö
4.7 µF
75Ö
46
43
22
+
RX2
-
44
41
16
17
+
RXIN +
Reference Black
Signal
0
RX1
-
42
39
RXIN -
0
+
RX0
-
19
20
RXIN +
1
LMH0344
40
37
+
See LMH0344
Datasheet
For details
RXIN -
1
RXCLK
-
3.3V
38
28
14
V
DDPLL
7.87 kÖ
30 nF
22 µF
LMH0341
3.3V 3.3V
RSET
26
27
LF_REF
LF_CP
32
3
4
SDA
GPIO_0
GPIO_1
33
34
SCK
12
11
RX_MUX_SEL
GPIO_2
SMB_CS
6
DVB_ASI
RESET
LOCK
13
30
31
DNC
Figure 17. Typical SMPTE Application Circuit
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
2.5V 3.3V
All Bypass
CAPS not
shown
3.3V
5 kÖ
7,25,35
DAP, 8, 9,10,
13, 23, 24, 29
1,15,18,36
5
47
+
RX4
-
48
45
+
RX3
-
46
43
+
RX2
-
44
41
100Ö TWP
100Ö TWP
16
+
RXIN0+
RX1
-
17
RXIN0-
42
39
+
RX0
-
19
20
RXIN1+
RXIN1-
40
37
+
RXCLK
-
3.3V
38
28
14
V
DDPLL
7.87 kÖ
30 nF
22 µF
LMH0051
3.3V 3.3V
RSET
26
27
LF_REF
LF_CP
32
3
4
SDA
GPIO_0
GPIO_1
33
34
SCK
12
11
RX_MUX_SEL
GPIO_2
SMB_CS
6
2, 21, 22
DVB_ASI
RESET
LOCK
30
31
DNC
Figure 18. Typical CML Application Circuit (LMH0051)
22
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
REGISTER DESCRIPTIONS
Table 2 provides details on the device's configuration registers.
Table 2. DES Register Detail Table
ADD 'h Name
Bits
Field
R/W
Default
Description
00
01
02
device_identificati The seven MSBs of this register define the SMBus address for the device. The default value is 0x58h, but this
on
may be overwritten. The LSB of this register must always be '0' Note that since the address is shifted over by
one bit, some systems may address the 058h as 'B0h
7:1
0
device_id
reserved
r/w
058h
0
SMBus Device ID
reset
If a '1' is written into the LSB of register 0x01h then the device will do a soft reset, restoring it's internal state
to the same as at powerup with the exception of the contents of register 0x00h, which if modified will remain
unchanged
7:1
0
reserved
sw_rst
r/w
0'b
Software Reset
GPIO_0
Configuration
This register configures GPIO_0. Note, if this pin is to be used as an input, then the output must be TRI-
STATE (bit[0]=’0’) and if used as an output, then the input buffer must be disabled (bit[1]=’0’).
7:4
GPIO_0_mode[3
:0]
r/w
0000'b
0000: GPout register
0001: signal detect 0
all others: reserved
3:2
GPIO_0_ren[1:0
]
r/w
01'b
00: pullup and pulldown disabled
01: pulldown enabled
10: pullup enabled
11: Reserved
1
0
GPIO_0_sleepz
GPout0 enable
r/w
r/w
0'b
1'b
0: input buffer disabled
1: input buffer enabled
0: output TRI-STATE
1: output enabled
03
GPIO_1
Configuration
This register configures GPIO_1. Note, if this pin is to be used as an input, then the output must be TRI-
STATE (bit[0]=’0’) and if used as an output, then the input buffer must be disabled (bit[1]=’0’).
7:4
GPIO_0_mode[3
:0]
r/w
0000'b
0000: POR
0001: GP_OUT[1]
0010:signal detect 1
0011:cdr_lock
all others: reserved
3:2
GPIO_0_ren[1:0
]
r/w
01'b
00: pullup and pulldown disabled
01: pulldown enabled
10: pullup enabled
11: Reserved
1
0
GPIO_0_sleepz
GPout0 enable
r/w
r/w
0'b
1'b
0: input buffer disabled
1: input buffer enabled
0: output TRI-STATE
1: output enabled
04
GPIO_2
Configuration
This register configures GPIO_2. Note, if this pin is to be used as an input, then the output must be TRI-
STATE (bit[0]=’0’) and if used as an output, then the input buffer must be disabled (bit[1]=’0’).
7:4
GPIO_0_mode[3
:0]
r/w
0000'b
0000: GPout [2]register
0001:Always ON clock
0010: LVDS TX CLK
0011:CDR_CLK
all others: reserved
3:2
GPIO_0_ren[1:0
]
r/w
01'b
00: pullup and pulldown disabled
01: pulldown enabled
10: pullup enabled
11: Reserved
1
0
GPIO_0_sleepz
GPout0 enable
r/w
r/w
0'b
1'b
0: input buffer disabled
1: input buffer enabled
0: output TRI-STATE
1: output enabled
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
Table 2. DES Register Detail Table (continued)
ADD 'h Name
Bits
Field
R/W
Default
Description
05
GP Input
If any of the GPIO pins are configured as inputs, then reading from this register provides the values on those
input pins
7:3
2
Reserved
r
r
r
Input data on GPIO 2
Input data on GPIO 1
Input data on GPIO 0
1
0
06
GP Output
If the GPIO ins are configured as General Purpose output pins, then writing to this register has the effect of
transferring the bits in this register to the output buffers of the GPIO pins.
7:3
2
Reserved
r/w
r/w
r/w
Output data on GPIO 2
Output data on GPIO 1
Output data on GPIO 0
1
0
07–0C
0D
Reserved
DVB_ASI Idle_A
When in DVB_ASI mode, idle characters are inserted into the datastream when there is no valid data to
transmit. This character is recognized by the receiver. The default character is K28.5 but if desired that can
be redefined via this register pair
7:0
r/w
83
Data [7:0]
0E
DVB_ASI Idle_B
DVB_ASI idle character MSBs
7:2
1:0
Reserved
r/w
2
Data[9:8]
0F–1C Reserved
1D
Variant
Reading from this register will return an 8 bit value which indicates which variant of the DES is being
addressed
7:6
5
Reserved
r
r
Loop through
enable
pin value This bit returns the state of the loop-through enable, and
defaults to the same as the state of the Loopthru_EN pin
4:3
mode
r
r
pin value Returns a two bit pattern which indicates the state that the
device is in
00,01,10: Standard Video Mode
11: DVB_ASI Mode
2
Reserved
Variant
1:0
returns the part type:
00: LMH0341
01: LMH0041/LMH0051
10:LMH0071
11:Reserved
1E-1F
20
Reserved
Control
7:3
2
Reserved
Data Order
r/w
0
Determines deserialization order —
0: Expects LSB to be received first
1:Expects MSB to be received first
1
0
Reset Channel
r/w
r/w
0
0
Writing a '1' to this bit forces a reset of the channel
Digital
Powerdown
Writing a '1' to this bit will shut down several of the digital
processing sections of the product to save power.
21
DVB_ASI
This register allows the device to be placed in DVB_ASI mode or standard operation mode
7:5
4
Reserved
RX_MUX_SEL
r/w
r/w
0
0
If enabled by register 22, then this bit will override the
RX_MUX_SEL pin.
3:2
1:0
Reserved
DVB_ASI
00,01,10: Standard Operation
11: DVB_ASI
24
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
Table 2. DES Register Detail Table (continued)
ADD 'h Name
Bits
Field
R/W
Default
Description
22
Override
This register allows the user to control the DVB_ASI and input select functions via the SMBus interface rather
than the pin controls.
7:5
4
Reserved
RX_MUX
Control Override
r/w
0
Writing a '1' to this register allows register 21 to control
the state of the input multiplexer — if the bit is set to '0'
then the selection will be determined by the state of the
RX_MUX_SEL pin
3:1
0
Reserved
DVB_ASI
Override
Writing a '1' to this register allows register 21 to control
the state of the DVB_ASI Select pin — if the bit is set to
'0' then the selection will be determined by the state of the
DVB_ASI pin if '1' then the contents of register 21 take
precidence
23–26
27
Reserved
LVDS Control 1
This register allows control of the LVDS output pins — using this register individual LVDS outputs can be
enabled or disabled, and the outputs can be switched to high output mode
7
LVDS_VOD
r/w
0
With a '0' the VOD of the LVDS output are as described in
Electrical Characteristics, writing a '1' to this bit generates
a larger VODallowing longer traces to be driven, and
increasing total power dissipation
6
LVDS Control
r/w
0
Writing a '1' to this bit allows the LVDS outputs to be
controlled via the SMBus
5
4
3
2
1
0
RXCLK Enable
RX4 Enable
RX3 Enable
RX2 Enable
RX1 Enable
RX0 Enable
r/w
r/w
r/w
r/w
r/w
r/w
0
0
0
0
0
0
Enables the RXCLK output driver
Enables RX4 output driver
Enables RX3 output driver
Enables RX2 output driver
Enables RX1 output driver
Enables RX0 output driver
28
LVDS Control 2
More bits allowing control over the LVDS outputs
7
6
5
Reserved
LVDS Reset
RXCLK Rate
r/w
r/w
0
1
Resets LVDS Block
1: RXCLK is a DDR clock
0: RXCLI is at a rate of DDR/2
4
RXCLK Invert
r/w
r/w
0
Inverts the polarity of the RXCLK signal
3:2
LVDS Clock
delay
10'b
Each LSB adds 80ps delay to the RXCLK signal path,
allowing the setup and hold times to be adjusted.
1:0
Reserved
29–2A
2B
Reserved
Event
Allows control over the counting of error events on the clock recovery PLL
Configuration
7:4
3
Reserved
Event Count
Select
r/w
0
0: Select CDR Event counter for reading — events are
counted for a loss of the RXCLK signal, or a loss of lock
1: Select data event counter
2
1
0
Reset CDR
Error Count
r/w
r/w
r/w
0
0
0
Resets CDR Event count
resets data event counter
enables event counters
Reset Link Error
Count
enable count
2C
Reserved
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
SNLS272Q –APRIL 2007–REVISED APRIL 2013
www.ti.com
Table 2. DES Register Detail Table (continued)
ADD 'h Name
Bits
Field
R/W
Default
Description
2D
Error Monitor
Controls Error Monitoring functions
7:5
4
Reserved
Accumulate
Error Count
r/w
r/w
r/w
r/w
0
0
0
0
Enable counting accumulation of errors
3
2
1
8b10b error
disable
When set, disables 8b10b errors from being counted, or
from affecting the status of the LOCKpin
clear event
count
When set, clears the number of errors in both the current
and previous state of the error count
select error
count
Select which error count to display
0: Number of errors in current run
1: Number of errors within the selected timing window
0
Normal Error
Disable
r/w
r/w
r/w
0
Disable exiting NORMAL state when the number of errors
exceeds the error threshold
2E
2F
Error Threshold
Error Threshold
Sets the error threshold LSBs
7:0 Error Threshold
0x10h
00
Error threshold above which the device stops receiving
data and transferring it to the RXOUT pins.
Sets the error threshold MSBs
Error Threshold
Error threshold above which the device stops receiving
data and transferring it to the RXOUT pins.
30–3A
3B
Reserved
Data Rate
This Register provides information about the rate at which the receive PLL is locked
7
Reserved
6:4
Freq Range
r
111
001: 270 Mbps
011: 1.485 Gbps
110: 2.97 Gbps
111: Unlocked
3:0
Reserved
Reserved
CDR Lock
3C
CDR Lock Status 7:4
3
2
r
r
1: CDR Locked0: CDR Unlocked
1: signal present
Signal Detect
Ch 1
1
0
Signal Detect
Ch 0
r
1: signal present
Reserved
3D
3E
Event Status
Error Status 1
Error Counting register
7:0 event count
Error Count LSB
r/w
r/w
0
0
count of errors that caused a loss of the link
Number of errors in the data — LSB
7:0
Data Error
Count 1
3F
Error Status 2
Error Counting Register MSB
7:0
Data Error
Count 2
r/w
0
Number of errors in the data — MSB
26
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
LMH0041, LMH0051
LMH0071, LMH0341
www.ti.com
SNLS272Q –APRIL 2007–REVISED APRIL 2013
REVISION HISTORY
Changes from Revision P (April 2013) to Revision Q
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 26
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: LMH0041 LMH0051 LMH0071 LMH0341
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LMH0041SQ/NOPB
LMH0041SQE/NOPB
LMH0041SQX/NOPB
LMH0051SQE/NOPB
LMH0071SQ/NOPB
LMH0071SQE/NOPB
LMH0341SQ/NOPB
LMH0341SQE/NOPB
LMH0341SQX/NOPB
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
RHS
RHS
RHS
RHS
RHS
RHS
RHS
RHS
RHS
48
48
48
48
48
48
48
48
48
1000 RoHS & Green
250 RoHS & Green
2500 RoHS & Green
250 RoHS & Green
1000 RoHS & Green
250 RoHS & Green
1000 RoHS & Green
250 RoHS & Green
2500 RoHS & Green
SN
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
LMH0041
SN
SN
SN
SN
SN
SN
SN
SN
LMH0041
LMH0041
LMH0051
LMH0071
LMH0071
L0341
L0341
L0341
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LMH0041SQ/NOPB
LMH0041SQE/NOPB
LMH0041SQX/NOPB
LMH0051SQE/NOPB
LMH0071SQ/NOPB
LMH0071SQE/NOPB
LMH0341SQ/NOPB
LMH0341SQE/NOPB
LMH0341SQX/NOPB
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
RHS
RHS
RHS
RHS
RHS
RHS
RHS
RHS
RHS
48
48
48
48
48
48
48
48
48
1000
250
330.0
178.0
330.0
178.0
330.0
178.0
330.0
178.0
330.0
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
7.3
1.3
1.3
1.3
1.3
1.3
1.3
1.3
1.3
1.3
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
2500
250
1000
250
1000
250
2500
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Jun-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LMH0041SQ/NOPB
LMH0041SQE/NOPB
LMH0041SQX/NOPB
LMH0051SQE/NOPB
LMH0071SQ/NOPB
LMH0071SQE/NOPB
LMH0341SQ/NOPB
LMH0341SQE/NOPB
LMH0341SQX/NOPB
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
WQFN
RHS
RHS
RHS
RHS
RHS
RHS
RHS
RHS
RHS
48
48
48
48
48
48
48
48
48
1000
250
356.0
208.0
356.0
208.0
356.0
208.0
356.0
208.0
356.0
356.0
191.0
356.0
191.0
356.0
191.0
356.0
191.0
356.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
2500
250
1000
250
1000
250
2500
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明