LP3943ISQ [TI]
通过 SMBUS/I2C 独立控制灯串的 16 通道 RGB/白色 LED 驱动器 | RTW | 24 | -40 to 85;
| 型号： | LP3943ISQ |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 通过 SMBUS/I2C 独立控制灯串的 16 通道 RGB/白色 LED 驱动器 | RTW | 24 | -40 to 85 驱动 接口集成电路 驱动器 |
| 文件： | 总26页 (文件大小：1123K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
LP3943 16-Channel RGB, White-LED Driver With Independent SMBUS/I2C String Control
1 Features
3 Description
The LP3943 is an integrated device capable of
independently driving 16 LEDs. This device also
contains an internal precision oscillator that provides
all the necessary timing required for driving each
LED. Two prescaler registers, along with two PWM
registers, provide a versatile duty-cycle control. The
LP3943 contains the ability to dim LEDs in
SMBUS/I2C applications where it is required, to cut
down on bus traffic.
1
•
•
•
•
Internal Power-On Reset
Active Low Reset
Internal Precision Oscillator
Variable Dim Rates
(From 6.25 ms to 1.6 s; 160 Hz to 0.625 Hz)
•
•
16 LED Drivers (Multiple Programmable States:
ON, OFF, Input, and Dimming at a Specified
Rate)
Traditionally, dimming LEDs using a serial shift
register such as 74LS594/5 requires a large amount
of traffic on the serial bus. The LP3943 instead
requires only the setup of the frequency and duty
cycle for each output pin; from then on, only a single
command from the host is required to turn each
individual open drain output to an ON or OFF state,
or to cycle a programmed frequency and duty cycle.
Maximum output sink current is 25 mA per pin and
200 mA per package. Any ports not used for
controlling the LEDs can be used for general purpose
input/output expansion.
16 Open-Drain Outputs Capable of Driving up to
25 mA per LED
2 Applications
•
Customized Flashing LED Lights for Cellular
Phones
•
•
•
•
•
Portable Applications
Digital Cameras
Indicator Lamps
General Purpose I/O Expander
Toys
Device Information(1)
PART NUMBER
LP3943
PACKAGE
BODY SIZE (NOM)
WQFN (24)
4.00 mm × 4.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Circuit
+5V
R
G
B
5V
2
SMBUS/I C
+5V
Blue LEDs
V
DD
LED15
LED14
LED13
SDA
SCL
SDA
SCL
+5V
White LEDs
PORTx.D
RESET
LED12
LED11
LED10
LED9
Cell Phone Baseband
Controller/PController
LED8
LED7
LED6
LED5
LED4
LED3
LED2
LED1
LED0
A2
A1
A0
GND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
Table of Contents
7.5 Programming............................................................. 9
7.6 Register Maps......................................................... 12
Application and Implementation ........................ 15
8.1 Application Information............................................ 15
8.2 Typical Application ................................................. 15
8.3 System Examples ................................................... 17
Power Supply Recommendations...................... 17
1
2
3
4
5
6
Features.................................................................. 1
Applications ........................................................... 1
Description ............................................................. 1
Revision History..................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 Electrical Characteristics........................................... 5
8
9
10 Layout................................................................... 18
10.1 Layout Guidelines ................................................. 18
10.2 Layout Example .................................................... 18
11 Device and Documentation Support ................. 19
11.1 Receiving Notification of Documentation Updates 19
11.2 Community Resources.......................................... 19
11.3 Trademarks........................................................... 19
11.4 Electrostatic Discharge Caution............................ 19
11.5 Glossary................................................................ 19
6.6 I2C Interface (SCL and SDA Pins) Timing
Requirements............................................................. 6
6.7 Typical Characteristic ............................................... 6
Detailed Description .............................................. 7
7.1 Overview ................................................................... 7
7.2 Functional Block Diagram ......................................... 7
7.3 Feature Description................................................... 8
7.4 Device Functional Modes.......................................... 8
7
12 Mechanical, Packaging, and Orderable
Information ........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (October 2015) to Revision D
Page
•
•
Changed change wording of title to add SEO keywords ....................................................................................................... 1
Changed RθJA value from "37°C/W" to "45.0°C/W"; add additional thermal values ............................................................... 4
Changes from Revision B (September 2013) to Revision C
Page
•
Added Device Information and Pin Configuration and Functions sections, ESD Ratings table, Feature Description,
Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and
Documentation Support, and Mechanical, Packaging, and Orderable Information sections. ............................................... 1
Changes from Revision A (April 2013) to Revision B
Page
•
Changed layout of National Data Sheet to TI format; fixed format of Block Diagram............................................................ 7
2
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
5 Pin Configuration and Functions
RTW Package
24-Pin WQFN With Exposed Pad
Top View
18
17
16
15
14
13
19
20
21
22
23
24
12
11
10
9
8
7
1
2
3
4
5
6
Pin Functions
PIN
I/O
DESCRIPTION
NUMBER
NAME
LED0
LED1
LED2
LED3
LED4
LED5
LED6
LED7
GND
LED8
LED9
LED10
LED11
LED12
LED13
LED14
LED15
RST
1
Output
Output
Output
Output
Output
Output
Output
Output
Ground
Output
Output
Output
Output
Output
Output
Output
Output
Input
Output of LED0 Driver
Output of LED1 Driver
Output of LED2 Driver
Output of LED3 Driver
Output of LED4 Driver
Output of LED5 Driver
Output of LED6 Driver
Output of LED7 Driver
Ground
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
—
Output of LED8 Driver
Output of LED9 Driver
Output of LED10 Driver
Output of LED11 Driver
Output of LED12 Driver
Output of LED13 Driver
Output of LED14 Driver
Output of LED15 Driver
Active Low Reset Input
Clock Line for I2C Interface
SCL
Input
SDA
Input/Output Serial Data Line for I2C Interface
VDD
Power
Input
Input
Input
—
Power Supply
A0
Address Input 0
Address Input 1
Address Input 2
Tie internally to GND pin.
A1
A2
Exposed Pad
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)(2)(3)
MIN
MAX
UNIT
VDD
–0.5
6
V
A0, A1, A2, SCL, SDA, RST
(Collectively called digital pins)
6
V
Voltage on LED pins
Junction temperature
Power dissipation(4)
Storage temperature
VSS − 0.5
6
V
°C
150
400
150
mW
°C
–65
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to the potential at the GND pin.
(3) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(4) The part cannot dissipate more than 400 mW.
6.2 ESD Ratings
VALUE
±2000
±1000
±200
UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)
Machine model
Electrostatic
discharge
V(ESD)
V
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)(1)(2)
MIN
2.3
NOM
MAX UNIT
VDD
5.5
125
85
V
Junction temperature
Operating ambient temperature
–40
–40
°C
°C
(1) Absolute Maximum Ratings are limits beyond which damage to the device might occur. Recommended Operating Conditions are
conditions under which operation of the device is ensured. Recommended Operating Conditions do not imply ensured performance
limits. For verified performance limits and associated test conditions, see Electrical Characteristics.
(2) All voltages are with respect to the potential at the GND pin.
6.4 Thermal Information
LP3943
THERMAL METRIC(1)
RTW (WQFN)
24 PINS
45.0
UNIT
RθJA
Junction-to-ambient thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJB
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
41.5
22.4
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
0.5
ψJB
22.5
RθJC(bot)
3.7
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
4
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
6.5 Electrical Characteristics
Unless otherwise noted, VDD = 5.5 V. Typical values and limits apply for TJ = 25°C. Minimum and maximum limits apply over
the entire junction temperature range for operation, TJ = −40°C to +125°C.(1)
PARAMETER
POWER SUPPLY
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD
IQ
Supply voltage
Supply current
2.3
5
350
2
5.5
550
5
V
No load
µA
Standby
ΔIQ
Additional standby current
VDD = 5.5 V, every LED pin at
4.3 V
2
mA
VPOR
tw
Power-On Reset voltage
Reset pulse width
1.8
10
1.96
V
ns
LED
VIL
Low level input voltage
High level input voltage
−0.5
2
0.8
5.5
V
V
VIH
VOL = 0.4 V, VDD = 2.3 V
VOL = 0.4 V, VDD = 3 V
VOL = 0.4 V, VDD = 5 V
VOL = 0.7 V, VDD = 2.3 V
VOL = 0.7 V, VDD = 3 V
VOL = 0.7 V, VDD = 5 V
VDD = 3.6 V, VIN = 0 V or VDD
See(3)
9
12
15
15
20
25
−1
IOL
Low level output current(2)
mA
ILEAK
CI/O
Input leakage current
1
5
µA
pF
Input/output capacitance
2.6
2.3
6.5
ALL DIGITAL PINS (EXCEPT SCL AND SDA PINS)
VIL
LOW level input voltage
HIGH level input voltage
Input leakage current
Input capacitance
−0.5
2
0.8
5.5
1
V
V
VIH
ILEAK
CIN
−1
µA
pF
VIN = 0 V(3)
5
I2C INTERFACE (SCL AND SDA PINS)
VIL
LOW level input voltage
HIGH level input voltage
LOW level output voltage
LOW level output current
Clock frequency
–0.5
0.3VDD
5.5
V
V
VIH
VOL
IOL
0.7VDD
0
3
0.2VDD
V
VOL = 0.4 V
mA
kHz
ƒCLK
400
(1) Limits are ensured. All electrical characteristics having room-temperature limits are tested during production with TJ = 25°C. All hot and
cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process
control.
(2) Each LED pin must not exceed 25 mA and each octal (LED0–LED7; LED8–LED15) must not exceed 100 mA. The package must not
exceed a total of 200 mA.
(3) Verified by design.
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
6.6 I2C Interface (SCL and SDA Pins) Timing Requirements
See(1)
MIN
0.6
1.3
0.6
0.6
300
100
0.6
NOM
MAX
UNIT
µs
tHOLD
Hold time repeated START condition
CLK low period
tCLK-LP
tCLK-HP
tSU
µs
CLK high period
µs
Setup time repeated START condition
Data hold time
µs
tDATA-HOLD
tDATA-SU
tSU
ns
Data setup time
ns
Setup time for STOP condition
µs
Maximum pulse width of spikes that must be suppressed by the input filter
of both DATA and CLK signals
tTRANS
50
ns
(1) All values verified by design.
6.7 Typical Characteristic
10
5
0
-5
-10
-40
-20
0
20
40
60
80
TEMPERATURE (°C)
TA = −40°C to +85°C
VDD = 2.3 V to 3 V
Figure 1. Frequency vs. Temperature
6
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
7 Detailed Description
7.1 Overview
The LP3943 takes incoming data from the baseband controller and feeds them into several registers that control
the frequency and the duty cycle of the LEDs. Two prescaler registers and two PWM registers provide two
individual rates to dim or blink the LEDs (for more information on these registers, refer to Table 1). Each LED
can be programmed in one of four states: ON, OFF, DIM0 rate, or DIM1 rate. Two read-only registers provide
status on all 16 LEDs. The LP3943 can be used to drive RGB LEDs and/or single-color LEDs to create a colorful,
entertaining, and informative setting. Alternatively, it can also drive RGB LED as a flashlight. This is particularly
suitable for accessory functions in cellular phones and toys. Any LED pins not used to drive LED can be used for
general purpose parallel input/output (GPIO) expansion.
The LP3943 is equipped with power-on reset that holds the chip in a reset state until VDD reaches VPOR during
power up. Once VPOR is achieved, the LP3943 comes out of reset and initializes itself to the default state.
To bring the LP3943 into reset, hold the RST pin LOW for a period of TW. This puts the chip into its default state.
The LP3943 can only be programmed after RST signal is HIGH again.
7.2 Functional Block Diagram
A2 A1 A0
Input Register
SCL
I2C
Filters
I2C Bus
Control
Bit0 of Input Reg 1
SDA
LED Select Register
Bit1
Bit0 of
Select
Register
LS0
0
1
LED0
Prescaler 0
Register
PWM 0
Register
VDD
Power-On Reset
Oscillator
PWM 1
Register
RST
Prescaler 1
Register
COPIES
Bit 7 of Input Register2
Bit 6 of Select Register LS3
Bit 7 of Select Register LS3
0
1
LED15
PWM0 Register
PWM1 Register
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
7.3 Feature Description
Some of the features of the LP3943 device are:
1. 16 low-side switches to control the current in 16 strings of LEDs with a maximum of 25 mA per switch or a
maximum of 200 mA total.
2. Programmable internal PWM dimming:
(a) Duty cycle control (8 bits). Any of the 16 current switches can be mapped to either PWM0 register or
PWM1 register. Each register offers 8-bit PWM duty cycle control.
(b) PWM Frequency control (8 bits). Any of the 16 current switches can be mapped to either PSC0 register
or PSC1 register. Each register offers 8-bit PWM frequency control from 0.625 Hz to 160 Hz.
3. RESET input.
4. Auto increment for I2C writes to reduce number of I2C clock pulses .
5. The LP3943 provides for an externally selectable I2C slave address via the ADR0, ADR1, and ADR2 inputs.
See Figure 4.
7.4 Device Functional Modes
1. Output set to high impedance. This is set by programming bits [B0 and B1] to 00 in the LS0, LS1, LS2, or
LS3 registers (see Table 2)
2. Output set to ON state (current switch pulls low). This turns the LED on at the full current in the specified
current switch bits [B0 and B1] set to 01 in the LS0, LS1, LS2, or LS3 registers (see Table 12).
3. Output set to toggle at the programmed PWM duty cycle and PWM frequency. This turns on or off the
specified current switch at the programmed PWM frequency and duty cycle. Each current switch is mapped
to either of the PWM0/PSC0 or PWM1/PSC1 pairs by setting [B0 and B1] to 10 or 11 in the LS0, LS1, LS2,
or LS3 registers (see Table 12).
8
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
7.5 Programming
7.5.1 I2C Data Validity
The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of
the data line can only be changed when CLK is LOW.
Figure 2. I2C Data Validity
7.5.2 I2C START and STOP Conditions
START and STOP bits classify the beginning and the end of the I2C session. START condition is defined as SDA
signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA
transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates START and STOP bits.
The I2C bus is considered to be busy after START condition and free after STOP condition. During data
transmission, I2C master can generate repeated START conditions. First START and repeated START
conditions are equivalent, function-wise.
Figure 3. I2C START and STOP Conditions
7.5.3 Transferring Data
Every byte put on the SDA line must be eight bits long with the most significant bit (MSB) being transferred first.
The number of bytes that can be transmitted per transfer is unrestricted. Each byte of data has to be followed by
an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases
the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the
9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an
acknowledge after each byte has been received.
After the START condition, a chip address is sent by the I2C master. This address is seven bits long followed by
an eighth bit which is a data direction bit (R/W). The LP3943 hardwires bits 7 to 4 and leaves bits 3 to 1
selectable, as shown in Figure 4. For the eighth bit, a “0” indicates a WRITE and a “1” indicates a READ. The
LP3943 supports only a WRITE during chip addressing. The second byte selects the register to which the data is
written. The third byte contains data to write to the selected register.
Figure 4. Chip Address Byte
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
Programming (continued)
ack from slave
ack from slave
ack from slave
msb Chip Address lsb
msb Register Add lsb
msb
DATA
lsb
start
w
ack
ack
ack stop
SCL
SDA
start
id = h'xx
w ack
addr = h'02
ack address h'02 data
ack
stop
w = write (SDA = “0”)
r = read (SDA = “1”)
ack = acknowledge (SDA pulled LOW by either master or slave)
rs = repeated start
xx = 60 to 67
Figure 5. LP3943 Register Write
However, if a READ function is to be accomplished, a WRITE function must precede the READ function, as
shown in Figure 6.
ack from slave
ack from slave repeated start
ack from slave data from slave
ack from master
msb Chip Address lsb
msb Register Add lsb
msb Chip Address lsb
msb DATA lsb
start
w
ack
ack rs
r
ack
ack stop
SCL
SDA
start
id = h'xx
w
ack
addr = h'00
ack rs
id = h'xx
r
ack address h'00 data
ack stop
w = write (SDA = “0”)
r = read (SDA = “1”)
ack = acknowledge (SDA pulled LOW by either master or slave)
rs = repeated start
xx = 60 to 67
Figure 6. LP3943 Register Read
7.5.4 Auto Increment
Auto increment is a special feature supported by the LP3943 to eliminate repeated chip and register addressing
when data are to be written to or read from registers in sequential order. The auto increment bit is inside the
register address byte, as shown in Figure 7. Auto increment is enabled when this bit is programmed to “1” and
disabled when it is programmed to “0”.
Bits 5, 6 and 7 in the register address byte must always be zero.
Figure 7. Register Address Byte
10
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
Programming (continued)
In the READ mode, when auto increment is enabled, I2C master could receive any number of bytes from LP3943
without selecting chip address and register address again. Every time the I2C master reads a register, the
LP3943 increments the register address, and the next data register is read. When I2C master reaches the last
register (09H), the register address rolls over to 00H.
In the WRITE mode, when auto increment is enabled, the LP3943 increments the register address every time I2C
master writes to register. When the last register (09H register) is reached, the register address rolls over to 02H,
not 00H, because the first two registers in LP3943 are read-only registers. It is possible to write to the first two
registers independently, and the LP3943 device will acknowledge, but the data is ignored.
If auto increment is disabled, and the I2C master does not change register address, it continues to write data into
the same register.
Figure 8. Programming With Auto Increment Disabled (in WRITE Mode)
Figure 9. Programming With Auto Increment Enabled (in WRITE Mode)
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
7.6 Register Maps
Table 1. LP3943 Register Table
Address (Hex)
0x00
Register Name
Input 1
Read/Write
Read Only
Register Function
LED0–7 Input Register
0x01
Input 2
PSC0
PWM0
PSC1
PWM1
LS0
Read Only
R/W
LED8–15 Input Register
Frequency Prescaler 0
PWM Register 0
0x02
0x03
R/W
0x04
R/W
Frequency Prescaler 1
PWM Register 1
0x05
R/W
0x06
R/W
LED0–3 Selector
0x07
LS1
R/W
LED4–7 Selector
0x08
LS2
R/W
LED8–11 Selector
LED12–15 Selector
0x09
LS3
R/W
7.6.1 Binary Format for Input Registers (Read-only)—Address 0x00 and 0x01
Table 2. Address 0x00
Bit #
7
X
6
X
5
X
4
X
3
X
2
X
1
X
0
X
Default value
LED7
LED6
LED5
LED4
LED3
LED2
LED1
LED0
Table 3. Address 0x01
Bit #
7
X
6
X
5
X
4
X
3
2
X
1
X
0
X
Default value
X
LED15
LED14
LED13
LED12
LED11
LED10
LED9
LED8
7.6.2 Binary Format for Frequency Prescaler and PWM Registers — Address 0x02 to 0x05
Table 4. Address 0x02 (PSC0)
Bit #
7
6
5
4
3
2
1
0
Default value
0
0
0
0
0
0
0
0
Table 5. Address 0x03 (PWM0)
Bit #
7
6
5
4
3
2
1
0
Default value
1
0
0
0
0
0
0
0
Table 6. Address 0x04 (PSC1)
Bit #
7
6
5
4
3
2
1
0
Default value
0
0
0
0
0
0
0
0
Table 7. Address 0x05 (PWM1)
Bit #
7
6
5
4
3
2
1
0
Default value
1
0
0
0
0
0
0
0
12
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
7.6.3 Binary Format for Selector Registers — Address 0x06 to 0x09
Table 8. Address 0x06 (LS0)
Bit #
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
0
Default value
B1
B0
B1
B0
B1
B0
B1
B0
LED3
LED2
LED1
LED5
LED9
LED13
LED0
LED4
LED8
LED12
Table 9. Address 0x07 (LS1)
Bit #
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
0
Default value
B1
B0
B1
B0
B1
B0
B1
B0
LED7
LED6
Table 10. Address 0x08 (LS2)
Bit #
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
0
Default value
B1
B0
B1
B0
B1
B0
B1
B0
LED11
LED10
Table 11. Address 0x09 (LS3)
Bit #
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
0
Default value
B1
B0
B1
B0
B1
B0
B1
B0
LED15
LED14
Table 12. LED States With Respect To Values in B1 and B0
B1
B0
Function
0
0
1
0
1
Output Hi-Z
(LED off)
0
1
1
Output LOW
(LED on)
Output dims
(DIM0 rate)
Output dims
(DIM1 rate)
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
Programming Example:
•
•
•
•
•
•
•
•
•
•
Dim LEDs 0 to 7 at 1 Hz at 25% duty cycle
Dim LEDs 8 to 12 at 5 Hz at 50% duty cycle
Set LEDs 13, 14 and 15 off
Step 1: Set PSC0 to achieve DIM0 of 1 s
Step 2: Set PWM0 duty cycle to 25%
Step 3: Set PSC1 to achieve DIM1 of 0.2 s
Step 4: Set PWM1 duty cycle to 50%
Step 5: Set LEDs 13, 14 and 15 off by loading the data into LS3 register
Step 6: Set LEDs 0 to 7 to point to DIM0
Step 7: Set LEDs 8 to 12 to point to DIM1
Table 13. Programming Details
STEP
DESCRIPTION
REGISTER NAME
SET TO (HEX)
1
Set DIM0 = 1 s
PSC0
0x09F
1 = (PSC0 + 1)/160
PSC0 = 159
2
3
4
Set duty cycle to 25%
Duty Cycle = PWM0/256
PWM0 = 64
PWM0
PSC1
PWM1
0x40
0x1F
0x80
0x03
Set DIM1 = 0.2s
0.2 = (PSC1 + 1)/160
PSC1 = 31
Set duty cycle to 50%
Duty Cycle = PWM1/256
PWM1 = 128
5
6
7
LEDs 13, 14 and 15 off
Output = HIGH
LS3
LEDs 0 to 7
Output = DIM0
LS0, LS1
LS2, LS3
LS0 = 0xAA
LS1 = 0xAA
LEDs 8 to 12
Output = DIM1
LS2 = 0xFF
LS3 = 0x03
14
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LP3943 is a 16-channel LED controller which has 16 low-side current switches. Each switch can control the
LED current in its respective LED or LEDs by modulating its duty cycle and frequency.
8.2 Typical Application
+5V
R
G
B
5V
2
SMBUS/I C
+5V
Blue LEDs
V
DD
LED15
LED14
LED13
SDA
SCL
SDA
SCL
+5V
White LEDs
PORTx.D
RESET
LED12
LED11
LED10
LED9
Cell Phone Baseband
Controller/PController
LED8
LED7
LED6
LED5
LED4
LED3
LED2
LED1
LED0
A2
A1
A0
GND
Figure 10. LP3943 Typical Application
8.2.1 Design Requirements
For typical RGB LED light-driver applications, use the parameters listed in Table 14.
Table 14. Design Parameters
DESIGN PARAMETER
Minimum input voltage
Typical output voltage
Output current
EXAMPLE VALUE
2.3 V
5 V
20 mA
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
8.2.2 Detailed Design Procedure
8.2.2.1 Reducing IQ When LEDs are OFF
In many applications, the LEDs and the LP3943 share the same VDD, as shown in Figure 10. When the LEDs are
off, the LED pins are at a lower potential than VDD, causing extra supply current (ΔIQ). To minimize this current,
consider keeping the LED pins at a voltage equal to or greater than VDD
.
Figure 11. Methods to Reduce IQ When LEDs are in OFF State
8.2.3 Application Curve
49
46
43
40
37
34
31
28
25
VLEDX = 0.4 V
VLEDX = 0.7 V
2.3
2.6
2.9
3.2
3.5
3.8
4.1
4.4
4.7
5
VIN (V)
D001
Figure 12. Typical LED Switch Resistance
16
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
8.3 System Examples
2.7V to 5.5V
V
V
OUT
V
IN
DD
2.2 mF
[a27ꢀ0-ꢀ.0
2.2 mF
[95 1ꢀ
[95 0
/!t+
C
FLY
1 mF
[t3ꢁ43
/!t-
Figure 13. LP3943 With 5-V Booster
5V
V
DD
B
G
R
[95 1ꢀ
[95 14
[95 13
[95 12
[95 11
[95 10
[95 ꢁ
[95 8
[95 7
[95 6
[95 ꢀ
[95 4
[95 3
[95 2
[95 1
[95 0
5V
[t3ꢁ43
Figure 14. LP3943 Driving RGB LED as a Flash
9 Power Supply Recommendations
The LP3943 is designed to be powered from a 2.3-V minimum to a 5.5-V maximum supply input.
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LP3943
LP3943
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
www.ti.com
10 Layout
10.1 Layout Guidelines
The LP3943 layout is not critical, but TI recommends providing a noise-free supply input at VDD. This typically
would require a 1-µF capacitor placed close to the VDD pin and ground.
10.2 Layout Example
/RST
LED15
LED14
LED13
LED12
LED11
SCL
SDA
VDD
A0
LED10
LED9
LED8
1 µF
GND
LED7
A1
A2
LED6
LED1
LED2
LED3
LED4
LED5
LED0
Figure 15. LP3943 Layout Example
18
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: LP3943
LP3943
www.ti.com
SNVS256D –NOVMEBER 2003–REVISED NOVEMBER 2016
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2003–2016, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LP3943
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jun-2023
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LP3943ISQ
ACTIVE
WQFN
RTW
24
1000
Non-RoHS
& Green
Call TI
Level-1-260C-UNLIM
-40 to 85
3943SQ
Samples
LP3943ISQ/NOPB
LP3943ISQX/NOPB
ACTIVE
ACTIVE
WQFN
WQFN
RTW
RTW
24
24
1000 RoHS & Green
SN
SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 85
-40 to 85
3943SQ
3943SQ
Samples
Samples
4500 RoHS & Green
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jun-2023
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
21-Oct-2021
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LP3943ISQ
WQFN
WQFN
WQFN
RTW
RTW
RTW
24
24
24
1000
1000
4500
178.0
178.0
330.0
12.4
12.4
12.4
4.3
4.3
4.3
4.3
4.3
4.3
1.3
1.3
1.3
8.0
8.0
8.0
12.0
12.0
12.0
Q1
Q1
Q1
LP3943ISQ/NOPB
LP3943ISQX/NOPB
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
21-Oct-2021
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LP3943ISQ
WQFN
WQFN
WQFN
RTW
RTW
RTW
24
24
24
1000
1000
4500
208.0
208.0
367.0
191.0
191.0
367.0
35.0
35.0
35.0
LP3943ISQ/NOPB
LP3943ISQX/NOPB
Pack Materials-Page 2
MECHANICAL DATA
RTW0024C
SQA24C (Rev A)
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明