MSP430F5247IRGCR [TI]
具有 64KB 闪存、8KB SRAM、10 位 ADC、比较器、DMA、UART/SPI/I2C 和硬件乘法器的 25MHz MCU | RGC | 64 | -40 to 85;
| 型号： | MSP430F5247IRGCR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有 64KB 闪存、8KB SRAM、10 位 ADC、比较器、DMA、UART/SPI/I2C 和硬件乘法器的 25MHz MCU | RGC | 64 | -40 to 85 静态存储器 比较器 闪存 |
| 文件： | 总113页 (文件大小：3857K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Support &
Community
Product
Folder
Order
Now
Tools &
Software
Technical
Documents
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
MSP430F524x、MSP430F523x 混合信号微控制器
1 器件概述
1.1 特性
1
– 低频修整内部基准源 (REFO)
– 32kHz 手表晶振 (XT1)
• 低电源电压范围：
3.6V 到 1.8V
• 超低功耗
– 高达 32MHz 的高频晶振 (XT2)
– 激活模式 (AM)：
所有系统时钟激活
• 具有 5 个捕捉/比较寄存器的 16 位定时器
TA0，Timer_A
在 8MHz，3.0V，闪存程序执行时为 290µA/MHz
（典型值）
在 8MHz，3.0V，RAM 程序执行时为
150µA/MHz（典型值）
• 具有 3 个捕捉/比较寄存器的 16 位定时器
TA1，Timer_A
• 具有 3 个捕捉/比较寄存器的 16 位定时器
TA2，Timer_A
• 具有 7 个捕捉/比较影子寄存器的 16 位定时器
TB0，Timer_B
• 两个通用串行通信接口 (USCI)
– USCI_A0 和 USCI_A1 均支持：
– 待机模式 (LPM3)：
带有晶振的实时时钟 (RTC)，看门狗和电源监视
器可用，完全 RAM 保持，快速唤醒：
2.2V 时为 1.9µA，3.0V 时为 2.1µA（典型值）
低功耗振荡器 (VLO)，通用计数器，看门狗和电
源监视器可用，完全 RAM 保持，快速唤醒：
3.0V 时为 1.4µA（典型值）
– 具有自动波特率检测功能的增强型通用异步收
发器 (UART)
– IrDA 编码和解码
– 同步串行外设接口 (SPI)
– USCI_B0 和 USCI_B1 每个都支持：
– I2C
– 关闭模式 (LPM4)：
完全 RAM 保持，电源监视器可用，快速唤醒：
3.0V 时为 1.1µA（典型值）
– 关断模式 (LPM4.5)：
3.0V 时为 0.18µA（典型值）
• 在 3.5µs（典型值）内从待机模式唤醒
– 同步串行外设接口 (SPI)
• 带内部基准、采样与保持功能的 10 位模数转换器
• 16 位精简指令集计算机 (RISC) 架构，扩展内存，
高达 25MHz 的系统时钟
• 灵活的电源管理系统
– 内置可编程的低压降稳压器 (LDO)
– 电源电压监控、监视、和临时限电
• 统一时钟系统
(ADC)
• 比较器
• 硬件乘法器支持 32 位运算
• 串行板上编程，无需外部编程电压
• 3 通道内部 DMA
• 具有 RTC 特性的基本计时器
• 器件比较 汇总了系列产品成员
– 针对频率稳定的锁相环 (FLL) 控制环路
– 低功耗低频内部时钟源 (VLO)
1.2 应用
•
•
模拟传感器系统
数字传感器系统
•
•
数据记录器
通用 应用
1
本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。 有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。 TI 不保证翻译的准确
性和有效性。 在实际设计之前，请务必参考最新版本的英文版本。
English Data Sheet: SLAS897
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
1.3 说明
TI MSP 系列超低功耗微控制器种类繁多，各成员器件配备不同的外设集以满足各类应用的 需求。此架构与
多种低功耗模式配合使用，是延长便携式测量应用电池寿命的最优 选择。该器件 具有 一个强大的 16 位
RISC CPU，使用 16 位寄存器以及常数发生器，以便获得最高编码效率。此数控振荡器 (DCO) 可使器件在
3.5µs（典型值）内从低功率模式唤醒至激活模式。
MSP430F524x 系列属于微控制器，配有四个 16 位定时器、一个高性能 10 位 ADC、两个 USCI、一个硬
件乘法器、DMA、一个比较器以及一个具有报警功能的 RTC 模块。
MSP430F523x 系列微控制器包含 MSP430F524x 系列除 ADC 以外的所有外设。
有关完整的模块说明，请参阅《MSP430F5xx 和 MSP430F6xx 系列用户指南》。
器件信息(1)
封装
器件型号
MSP430F5249IRGC
MSP430F5249IZQE
MSP430F5244IRGZ
封装尺寸(2)
9mm x 9mm
5mm x 5mm
7mm x 7mm
VQFN (64)
BGA (80)
VQFN (48)
(1) 要获得所有可用器件的最新部件、封装和订购信息，请参见封装选项附录（节 8）或浏览 TI 网站
www.ti.com.cn。
(2) 这里显示的尺寸为近似值。要获得包含误差值的封装尺寸，请参见机械数据（节 8）。
2
器件概述
版权 © 2013–2018, Texas Instruments Incorporated
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
1.4 功能方框图
图 1-1 给出了采用 RGC 和 ZQE 封装的 MSP430F5249 和 MSP430F5247 器件的功能方框图。
DVCC AVCC
DVSS AVSS
PB
PC
PD
PJ
PA
XIN XOUT
VCORE
RSTDVCC RST/NMI
P3.x P4.x P5.x P6.x
P1.x
P2.x
P7.x PJ.x
P3
P4
P5
P6
1×5 I/Os 1×8 I/Os 1×6 I/Os 1×8 I/Os 1×6 I/Os
P7
P1
1×8 I/Os
P2
1×8 I/Os
XT2IN
SYS
USCI0,1
ACLK
SMCLK
Power
Management
Unified
Clock
System
128KB
64KB
8KB
4KB
PB
1×13 I/Os
PC
1×14 I/Os
PD PJ
1×6 I/Os 1×4 I/Os
PA
1×16 I/Os
Watchdog
USCI_Ax:
UART,
IrDA, SPI
XT2OUT
I/O Ports
Interrupt & Wakeup
Port Map
Control
(P4)
I/O Ports
LDO
SVM/SVS
Brownout
MCLK
USCI_Bx:
SPI, I2C
Flash
RAM
MAB
MDB
CPUXV2
and
Working
Registers
DMA
3 Channel
EEM
(S: 3+1)
ADC10_A
TA0
TA1
TA2
TB0
10 Bit
200 ksps
12 Channels
(10 ext, 2 int)
JTAG,
SBW
Interface
COMP_B
RTC_A
MPY32
CRC16
REF
Timer_A
5 CC
Registers
Timer_A
3 CC
Registers
Timer_A
3 CC
Registers
Timer_B
7 CC
Registers
8 Channels
Copyright © 2016, Texas Instruments Incorporated
图 1-1. 功能方框图 – F5249、F5247 – RGC、ZQE 封装
图 1-2 给出了采用 RGZ 封装的 MSP430F5244 和 MSP430F5242 器件的功能方框图。
DVCC AVCC
DVSS AVSS
PB
PC
PA
VCORE
PJ
XIN XOUT
RSTDVCC RST/NMI
P3.x P4.x P5.x P6.x
P1.x
P2.x
PJ.x
P3
P4
P5
1×5 I/Os 1×7 I/Os 1×6 I/Os 1×6 I/Os
P6
P1
1×8 I/Os
P2
1×1 I/Os
XT2IN
SYS
USCI0,1
ACLK
SMCLK
Power
Management
Unified
Clock
System
128KB
64KB
8KB
4KB
PB
1×12 I/Os
PC
1×12 I/Os
PJ
1×4 I/Os
PA
1×9 I/Os
Watchdog
USCI_Ax:
UART,
IrDA, SPI
XT2OUT
I/O Ports
Interrupt & Wakeup
Port Map
Control
(P4)
I/O Ports
LDO
SVM, SVS
Brownout
MCLK
USCI_Bx:
SPI, I2C
Flash
RAM
MAB
MDB
CPUXV2
and
Working
Registers
DMA
3 Channel
EEM
(S: 3+1)
ADC10_A
TA0
TA1
TA2
TB0
10 Bit
200 ksps
JTAG,
SBW
Interface
COMP_B
RTC_A
MPY32
CRC16
REF
Timer_A
5 CC
Registers
Timer_A
3 CC
Registers
Timer_A
3 CC
Registers
Timer_B
7 CC
Registers
6 Channels
10 Channels
(8 ext, 2 int)
Copyright © 2016, Texas Instruments Incorporated
图 1-2. 功能方框图 – F5244、F5242 – RGZ 封装
版权 © 2013–2018, Texas Instruments Incorporated
器件概述
3
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
图 1-3 给出了采用 RGC 和 ZQE 封装的 MSP430F5239 和 MSP430F5237 器件的功能方框图。
DVCC AVCC
DVSS AVSS
PB
PC
PD
PJ
PA
VCORE
XIN XOUT
RSTDVCC RST/NMI
P3.x P4.x P5.x P6.x
P1.x
P2.x
P7.x PJ.x
P3
P4
P5
P6
1×5 I/Os 1×8 I/Os 1×6 I/Os 1×8 I/Os 1×6 I/Os
P7
P1
1×8 I/Os
P2
1×8 I/Os
XT2IN
SYS
USCI0,1
ACLK
Power
Management
Unified
Clock
System
128KB
64KB
8KB
4KB
PB
1×13 I/Os
PC
1×14 I/Os
PD PJ
1×6 I/Os 1×4 I/Os
PA
1×16 I/Os
Watchdog
USCI_Ax:
UART,
IrDA, SPI
XT2OUT
SMCLK
I/O Ports
Interrupt & Wakeup
Port Map
Control
(P4)
I/O Ports
LDO
SVM/SVS
Brownout
MCLK
USCI_Bx:
SPI, I2C
Flash
RAM
MAB
MDB
CPUXV2
and
Working
Registers
DMA
3 Channel
EEM
(S: 3+1)
TA0
TA1
TA2
TB0
JTAG,
SBW
Interface
COMP_B
RTC_A
MPY32
CRC16
REF
Timer_A
5 CC
Registers
Timer_A
3 CC
Registers
Timer_A
3 CC
Registers
Timer_B
7 CC
Registers
8 Channels
Copyright © 2016, Texas Instruments Incorporated
图 1-3. 功能方框图 – F5239、F5237 – RGC、ZQE 封装
图 1-4 给出了采用 RGZ 封装的 MSP430F5234 和 MSP430F5232 器件的功能方框图。
DVCC AVCC
DVSS AVSS
PB
PC
PA
PJ
XIN XOUT
VCORE
RSTDVCC RST/NMI
P3.x P4.x P5.x P6.x
P1.x
P2.x
PJ.x
P3
P4
P5
1×5 I/Os 1×7 I/Os 1×6 I/Os 1×6 I/Os
P6
P1
1×8 I/Os
P2
1×1 I/Os
XT2IN
SYS
USCI0,1
ACLK
SMCLK
Power
Management
Unified
Clock
System
128KB
64KB
8KB
4KB
PB
1×12 I/Os
PC
1×12 I/Os
PJ
1×4 I/Os
PA
1×9 I/Os
Watchdog
USCI_Ax:
UART,
IrDA, SPI
XT2OUT
I/O Ports
Interrupt & Wakeup
Port Map
Control
(P4)
I/O Ports
LDO
SVM, SVS
Brownout
MCLK
USCI_Bx:
SPI, I2C
Flash
RAM
MAB
MDB
CPUXV2
and
Working
Registers
DMA
3 Channel
EEM
(S: 3+1)
TA0
TA1
TA2
TB0
JTAG,
SBW
Interface
COMP_B
RTC_A
MPY32
CRC16
REF
Timer_A
5 CC
Registers
Timer_A
3 CC
Registers
Timer_A
3 CC
Registers
Timer_B
7 CC
Registers
6 Channels
Copyright © 2016, Texas Instruments Incorporated
图 1-4. 功能方框图 – F5234、F5232 – RGZ 封装
4
器件概述
版权 © 2013–2018, Texas Instruments Incorporated
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
内容
1
器件概述.................................................... 1
1.1 特性 ................................................... 1
5.20 PMM, Brownout Reset (BOR)....................... 31
5.21 PMM, Core Voltage ................................. 31
5.22 PMM, SVS High Side ............................... 32
5.23 PMM, SVM High Side............................... 33
5.24 PMM, SVS Low Side................................ 33
5.25 PMM, SVM Low Side ............................... 34
5.26 Wake-up Times From Low-Power Modes and
Reset ................................................ 34
1.2 应用 ................................................... 1
1.3 说明 ................................................... 2
1.4 功能方框图............................................ 3
修订历史记录............................................... 6
Device Comparison ..................................... 7
3.1 Related Products ..................................... 7
Terminal Configuration and Functions.............. 8
4.1 Pin Diagrams ......................................... 8
4.2 Signal Descriptions.................................. 13
Specifications ........................................... 18
5.1 Absolute Maximum Ratings......................... 18
5.2 ESD Ratings ........................................ 18
5.3 Recommended Operating Conditions............... 18
2
3
5.27 Timer_A ............................................. 35
5.28 Timer_B ............................................. 35
5.29 USCI (UART Mode) Clock Frequency .............. 35
5.30 USCI (UART Mode)................................. 35
5.31 USCI (SPI Master Mode) Clock Frequency......... 36
5.32 USCI (SPI Master Mode)............................ 36
5.33 USCI (SPI Slave Mode)............................. 38
4
5
5.34 USCI (I2C Mode) .................................... 40
5.35 10-Bit ADC, Power Supply and Input Range
5.4
Active Mode Supply Current Into VCC Excluding
External Current..................................... 20
Conditions ........................................... 41
5.5
Low-Power Mode Supply Currents (Into VCC
)
Excluding External Current.......................... 21
5.36 10-Bit ADC, Timing Parameters .................... 41
5.37 10-Bit ADC, Linearity Parameters................... 42
5.38 REF, External Reference ........................... 42
5.39 REF, Built-In Reference............................. 43
5.40 Comparator_B....................................... 44
5.41 Flash Memory ....................................... 45
5.42 JTAG and Spy-Bi-Wire Interface.................... 45
Detailed Description ................................... 46
6.1 CPU (Link to User's Guide) ......................... 46
6.2 Operating Modes.................................... 47
6.3 Interrupt Vector Addresses.......................... 48
6.4 Memory Organization ............................... 49
6.5 Bootloader (BSL).................................... 50
6.6 JTAG Operation ..................................... 50
6.7 Flash Memory (Link to User's Guide) ............... 51
6.8 RAM (Link to User's Guide)......................... 51
6.9 Peripherals .......................................... 51
6.10 Input/Output Diagrams .............................. 72
6.11 Device Descriptors .................................. 88
器件和文档支持 .......................................... 94
7.1 入门和后续步骤...................................... 94
7.2 Device Nomenclature ............................... 94
7.3 工具与软件 .......................................... 96
7.4 文档支持............................................. 98
7.5 相关链接............................................. 98
7.6 社区资源............................................. 99
7.7 商标.................................................. 99
7.8 静电放电警告 ........................................ 99
7.9 Export Control Notice ............................... 99
7.10 Glossary ............................................. 99
机械、封装和可订购信息 .............................. 100
5.6 Thermal Resistance Characteristics ................ 22
5.7
Schmitt-Trigger Inputs – General-Purpose I/O
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to
P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0
to PJ.3, RSTDVCC/SBWTDIO, RST/NMI).......... 23
5.8
5.9
Inputs – Interrupts
(P1.0 to P1.7, P2.0 to P2.7)......................... 23
Leakage Current – General-Purpose I/O
6
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to
P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0
to PJ.3) .............................................. 23
5.10 Outputs – General-Purpose I/O (Full Drive Strength)
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to
P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0
to PJ.3) .............................................. 23
5.11 Outputs – General-Purpose I/O (Reduced Drive
Strength)
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to
P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0
to PJ.3) .............................................. 24
5.12 Output Frequency – General-Purpose I/O
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to
P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0
to PJ.3) .............................................. 24
7
5.13 Typical Characteristics – Outputs, Reduced Drive
Strength (PxDS.y = 0)............................... 25
5.14 Typical Characteristics – Outputs, Full Drive
Strength (PxDS.y = 1)............................... 26
5.15 Crystal Oscillator, XT1, Low-Frequency Mode...... 27
5.16 Crystal Oscillator, XT2 .............................. 28
5.17 Internal Very-Low-Power Low-Frequency Oscillator
(VLO) ................................................ 29
5.18 Internal Reference, Low-Frequency Oscillator
(REFO) .............................................. 29
5.19 DCO Frequency..................................... 30
8
版权 © 2013–2018, Texas Instruments Incorporated
内容
5
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
2 修订历史记录
注：之前版本的页码可能与当前版本有所不同。
Changes from November 26, 2015 to September 27, 2018
Page
•
•
•
Added Section 3.1, Related Products ............................................................................................. 7
Added typical conditions statements at the beginning of Section 5, Specifications ........................................ 18
Changed the MIN value of the V(DVCC_BOR_hys) parameter from 60 mV to 50 mV in Section 5.20, PMM, Brownout
Reset (BOR) ......................................................................................................................... 31
Updated notes (1) and (2) and added note (3) in Section 5.26, Wake-up Times From Low-Power Modes and
Reset ................................................................................................................................. 34
Removed ADC10DIV from the formula for the TYP value in the second row of the tCONVERT parameter in
•
•
•
•
Section 5.36, 10-Bit ADC, Timing Parameters, because ADC10CLK is after division..................................... 41
Added second row for tEN_CMP with Test Conditions of "CBPWRMD = 10" and MAX value of 100 µs in
Section 5.40, Comparator_B....................................................................................................... 44
Renamed FCTL4.MGR0 and MGR1 bits in the fMCLK,MGR parameter in Section 5.41, Flash Memory, to be
consistent with header files ........................................................................................................ 45
Throughout document, changed all instances of "bootstrap loader" to "bootloader"....................................... 50
将先前的开发工具支持 部分替换成了节 7.3，工具与软件 ..................................................................... 96
更新了节 7.4文档支持 中的相关文档列表 ........................................................................................ 98
•
•
•
6
修订历史记录
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
3 Device Comparison
Table 3-1 summarizes the available family members.
Table 3-1. Device Comparison(1)(2)
USCI
CHANNEL A:
UART, IrDA,
SPI
FLASH
(KB)
SRAM
(KB)
ADC10_A
(Ch)
Comp_B
(Ch)
DEVICE
Timer_A(3)
Timer_B(4)
I/Os
PACKAGE
CHANNEL B:
SPI, I2C
10 ext,
2 int
64 RGC
80 ZQE
MSP430F5249
MSP430F5247
128
64
8
8
5, 3, 3
5, 3, 3
7
7
2
2
2
2
8
8
53
53
10 ext,
2 int
64 RGC
80 ZQE
MSP430F5244
MSP430F5242
128
64
8
8
5, 3, 3
5, 3, 3
7
7
2
2
2
2
8 ext, 2 int
8 ext, 2 int
6
6
37
37
48 RGZ
48 RGZ
64 RGC
80 ZQE
MSP430F5239
MSP430F5237
128
64
8
8
5, 3, 3
5, 3, 3
7
7
2
2
2
2
-
-
8
8
53
53
64 RGC
80 ZQE
MSP430F5234
MSP430F5232
128
64
8
8
5, 3, 3
5, 3, 3
7
7
2
2
2
2
-
-
6
6
37
37
48 RGZ
48 RGZ
(1) For the most current package and ordering information, see the Package Option Addendum in 节 8, or see the TI website at
www.ti.com.
(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/packaging.
(3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM
output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first
instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
(4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM
output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first
instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
3.1 Related Products
For information about other devices in this family of products or related products, see the following links.
Products for TI Microcontrollers TI's low-power and high-performance MCUs, with wired and wireless
connectivity options, are optimized for a broad range of applications.
Products for MSP430 Ultra-Low-Power Microcontrollers One platform. One ecosystem. Endless
possibilities. Enabling the connected world with innovations in ultra-low-power
microcontrollers with advanced peripherals for precise sensing and measurement.
Companion Products for MSP430F5249 Review products that are frequently purchased or used in
conjunction with this product.
TI Reference Designs Find reference designs that leverage the best in TI technology to solve your
system-level challenges.
Copyright © 2013–2018, Texas Instruments Incorporated
Device Comparison
7
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
4 Terminal Configuration and Functions
4.1 Pin Diagrams
Figure 4-1 shows the pinout for the MSP430F5249 and MSP430F5247 devices in the 64-pin RGC
package.
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
P6.0/A0/CB0
P6.1/A1/CB1
P6.2/A2/CB2
P6.3/A3/CB3
P6.4/A4/CB4
P6.5/A5/CB5
P6.6/A6/CB6
P6.7/A7/CB7
P5.0/A8/VeREF+
P5.1/A9/VeREF-
AVCC
1
2
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P4.7/PM_NONE
P4.6/PM_NONE
3
P4.5/PM_UCA1RXD/PM_UCA1SOMI
P4.4/PM_UCA1TXD/PM_UCA1SIMO
P4.3/PM_UCB1CLK/PM_UCA1STE
P4.2/PM_UCB1SOMI/PM_UCB1SCL
P4.1/PM_UCB1SIMO/PM_UCB1SDA
P4.0/PM_UCB1STE/PM_UCA1CLK
DVCC
4
5
6
7
8
MSP430F5249IRGC
MSP430F5247IRGC
9
10
11
12
13
14
15
16
DVSS
P3.4/UCA0RXD/UCA0SOMI
P3.3/UCA0TXD/UCA0SIMO
P3.2/UCB0CLK/UCA0STE
P3.1/UCB0SOMI/UCB0SCL
P3.0/UCB0SIMO/UCB0SDA
P2.7/UCB0STE/UCA0CLK
P5.4/XIN
P5.5/XOUT
AVSS
DVCC
DVSS
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
NOTE: TI recommends connecting the exposed thermal pad to VSS
.
Figure 4-1. 64-Pin RGC Package (Top View) – MSP430F5249, MSP430F5247
8
Terminal Configuration and Functions
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Figure 4-2 shows the pinout for the MSP430F5244 and MSP430F5242 devices in the 48-pin RGZ
package.
48 47 46 45 44 43 42 41 40 39 38 37
P6.3/A3/CB3
P6.4/A4/CB4
P6.5/A5/CB5
P5.0/A8/VeREF+
P5.1/A9/VeREF-
AVCC
1
2
36
35
34
33
32
31
30
29
28
27
26
25
NC
P4.6/PM_NONE
3
P4.5/PM_UCA1RXD/PM_UCA1SOMI
P4.4/PM_UCA1TXD/PM_UCA1SIMO
P4.3/PM_UCB1CLK/PM_UCA1STE
P4.2/PM_UCB1SOMI/PM_UCB1SCL
P4.1/PM_UCB1SIMO/PM_UCB1SDA
P4.0/PM_UCB1STE/PM_UCA1CLK
DVCC
4
5
6
MSP430F5244IRGZ
MSP430F5242IRGZ
P5.4/XIN
7
P5.5/XOUT
AVSS
8
9
DVCC
10
11
12
DVSS
DVSS
P3.4/UCA0RXD/UCA0SOMI
P3.3/UCA0TXD/UCA0SIMO
VCORE
13 14 15 16 17 18 19 20 21 22 23 24
NOTE: TI recommends connecting the exposed thermal pad to VSS
.
Figure 4-2. 48-Pin RGZ Package (Top View) – MSP430F5244, MSP430F5242
Copyright © 2013–2018, Texas Instruments Incorporated
Terminal Configuration and Functions
9
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Figure 4-3 shows the pinout for the MSP430F5239 and MSP430F5237 devices in the 64-pin RGC
package.
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
P6.0/CB0
P6.1/CB1
P6.2/CB2
P6.3/CB3
P6.4/CB4
P6.5/CB5
P6.6/CB6
P6.7/CB7
P5.0
1
2
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P4.7/PM_NONE
P4.6/PM_NONE
3
P4.5/PM_UCA1RXD/PM_UCA1SOMI
P4.4/PM_UCA1TXD/PM_UCA1SIMO
P4.3/PM_UCB1CLK/PM_UCA1STE
P4.2/PM_UCB1SOMI/PM_UCB1SCL
P4.1/PM_UCB1SIMO/PM_UCB1SDA
P4.0/PM_UCB1STE/PM_UCA1CLK
DVCC
4
5
6
7
8
MSP430F5239IRGC
MSP430F5237IRGC
9
P5.1
10
11
12
13
14
15
16
DVSS
AVCC
P3.4/UCA0RXD/UCA0SOMI
P3.3/UCA0TXD/UCA0SIMO
P3.2/UCB0CLK/UCA0STE
P3.1/UCB0SOMI/UCB0SCL
P3.0/UCB0SIMO/UCB0SDA
P2.7/UCB0STE/UCA0CLK
P5.4/XIN
P5.5/XOUT
AVSS
DVCC
DVSS
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
NOTE: TI recommends connecting the exposed thermal pad to VSS
.
Figure 4-3. 64-Pin RGC Package (Top View) – MSP430F5239, MSP430F5237
10
Terminal Configuration and Functions
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Figure 4-4 shows the pinout for the MSP430F5234 and MSP430F5232 devices in the 48-pin RGZ
package.
48 47 46 45 44 43 42 41 40 39 38 37
P6.3/CB3
P6.4/CB4
P6.5/CB5
P5.0
1
2
36
35
34
33
32
31
30
29
28
27
26
25
NC
P4.6/PM_NONE
3
P4.5/PM_UCA1RXD/PM_UCA1SOMI
P4.4/PM_UCA1TXD/PM_UCA1SIMO
P4.3/PM_UCB1CLK/PM_UCA1STE
P4.2/PM_UCB1SOMI/PM_UCB1SCL
P4.1/PM_UCB1SIMO/PM_UCB1SDA
P4.0/PM_UCB1STE/PM_UCA1CLK
DVCC
4
P5.1
5
AVCC
6
MSP430F5234IRGZ
MSP430F5232IRGZ
P5.4/XIN
P5.5/XOUT
AVSS
7
8
9
DVCC
10
11
12
DVSS
DVSS
P3.4/UCA0RXD/UCA0SOMI
P3.3/UCA0TXD/UCA0SIMO
VCORE
13 14 15 16 17 18 19 20 21 22 23 24
NOTE: TI recommends connecting the exposed thermal pad to VSS
.
Figure 4-4. 48-Pin RGZ Package (Top View) – MSP430F5234, MSP430F5232
Copyright © 2013–2018, Texas Instruments Incorporated
Terminal Configuration and Functions
11
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Figure 4-5 shows the pinout for the MSP430F5249, MSP430F5247, MSP430F5239, and MSP430F5237
devices in the 80-pin ZQE package.
TEST RST/NMI
P7.5
A6
P7.4
A7
P7.3
A8
P7.1
A9
P6.0 RSTDVCC PJ.2
A1
A2
A3
A4
A5
P6.2
B1
P6.1
B2
PJ.3
B3
P5.3
B4
P5.2
B5
NC
B6
P7.2
B7
P7.0
B8
B9
P6.4
C1
P6.3
C2
PJ.1
C4
PJ.0
C5
P4.7
C7
P4.6
C8
P4.5
C9
C6
D6
E6
F6
P6.6
D1
P6.5
D2
P4.4
D7
P4.3
D8
P4.2
D9
P6.7
D3
D4
E4
F4
D5
E5
F5
DVCC
E9
P4.0
E8
P4.1
E7
P5.0
E1
P5.1
E2
E3
F3
G3
P5.4
F1
AVCC
F2
DVSS
F9
F7
F8
P5.5
G1
AVSS
G2
P1.3
G4
P1.6
G5
P2.1
G6
P3.4
G7
P3.2
G8
P3.3
G9
DVCC
H1
P1.0
H2
P1.1
H3
P1.4
H4
P1.7
H5
P2.3
H6
P2.7
H7
P3.0
H8
P3.1
H9
DVSS
J1
VCORE
J2
P1.2
J3
P1.5
J4
P2.0
J5
P2.2
J6
P2.4
J7
P2.5
J8
P2.6
J9
Figure 4-5. 80-Pin ZQE Package (Top View) – MSP430F5249, MSP430F5247, MSP430F5239, MSP430F5237
12
Terminal Configuration and Functions
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
4.2 Signal Descriptions
Table 4-1 describes the signals for all device variants and package options.
Table 4-1. Signal Descriptions
TERMINAL
NO.
I/O(1)
DESCRIPTION
NAME
RGC
ZQE
RGZ
General-purpose digital I/O
Comparator_B input CB4
P6.4/CB4/A4
5
C1
D2
D1
D3
2
I/O
Analog input A4 for the ADC (not available on all device types)
General-purpose digital I/O
P6.5/CB5/A5
P6.6/CB6/A6
P6.7/CB7/A7
6
7
8
3
I/O
Comparator_B input CB5
Analog input A5 for the ADC (not available on all device types)
General-purpose digital I/O (not available on all device types)
Comparator_B input CB6 (not available on all device types)
Analog input A6 for the ADC (not available on all device types)
General-purpose digital I/O (not available on all device types)
Comparator_B input CB7 (not available on all device types)
Analog input A7 for the ADC (not available on all device types)
General-purpose digital I/O
N/A
N/A
I/O
I/O
Analog input A8 for the ADC (not available on all device types)
P5.0/A8/VeREF+
P5.1/A9/VeREF-
9
E1
E2
4
5
I/O
I/O
Input for an external reference voltage to the ADC (not available on all
device types)
General-purpose digital I/O
Analog input A9 for the ADC (not available on all device types)
10
Negative terminal for the ADC reference voltage for an external applied
reference voltage (not available on all device types)
AVCC
11
12
F2
F1
6
7
Analog power supply
General-purpose digital I/O
Input terminal for crystal oscillator XT1
General-purpose digital I/O
Output terminal of crystal oscillator XT1
Analog ground supply
P5.4/XIN
I/O
I/O
P5.5/XOUT
13
G1
8
AVSS
DVCC
DVSS
14
15
16
G2
H1
J1
9
10
11
Digital power supply
Digital ground supply
Regulated core power supply output (internal use only, no external current
loading)
VCORE(2)
17
J2
12
General-purpose digital I/O with port interrupt
TA0 clock signal TA0CLK input
P1.0/TA0CLK/ACLK
18
H2
13
I/O
I/O
ACLK output (divided by 1, 2, 4, 8, 16, or 32)
General-purpose digital I/O with port interrupt
TA0 CCR0 capture: CCI0A input, compare: Out0 output
BSL transmit output
P1.1/TA0.0
19
H3
14
General-purpose digital I/O with port interrupt
TA0 CCR1 capture: CCI1A input, compare: Out1 output
BSL receive input
P1.2/TA0.1
P1.3/TA0.2
20
21
J3
15
16
I/O
I/O
General-purpose digital I/O with port interrupt
TA0 CCR2 capture: CCI2A input, compare: Out2 output
G4
(1) I = input, O = output, N/A = not available
(2) VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended
capacitor value, CVCORE
.
Copyright © 2013–2018, Texas Instruments Incorporated
Terminal Configuration and Functions
13
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Table 4-1. Signal Descriptions (continued)
TERMINAL
NO.
I/O(1)
DESCRIPTION
NAME
RGC
ZQE
RGZ
General-purpose digital I/O with port interrupt
TA0 CCR3 capture: CCI3A input compare: Out3 output
General-purpose digital I/O with port interrupt
TA0 CCR4 capture: CCI4A input, compare: Out4 output
General-purpose digital I/O with port interrupt
TA1 clock signal TA1CLK input
P1.4/TA0.3
P1.5/TA0.4
22
23
H4
J4
17
I/O
I/O
18
19
20
P1.6/TA1CLK/CBOUT
P1.7/TA1.0
24
25
G5
H5
I/O
I/O
Comparator_B output
General-purpose digital I/O with port interrupt
TA1 CCR0 capture: CCI0A input, compare: Out0 output
General-purpose digital I/O with port interrupt (not available on all device
types)
P2.0/TA1.1
P2.1/TA1.2
26
27
J5
N/A
N/A
I/O
I/O
TA1 CCR1 capture: CCI1A input, compare: Out1 output (not available on all
device types)
General-purpose digital I/O with port interrupt (not available on all device
types)
G6
TA1 CCR2 capture: CCI2A input, compare: Out2 output (not available on all
device types)
General-purpose digital I/O with port interrupt (not available on all device
types)
P2.2/TA2CLK/SMCLK
28
J6
N/A
I/O
TA2 clock signal TA2CLK input
SMCLK output (not available on all device types)
General-purpose digital I/O with port interrupt (not available on all device
types)
P2.3/TA2.0
P2.4/TA2.1
P2.5/TA2.2
29
30
31
H6
J7
J8
N/A
N/A
N/A
I/O
I/O
I/O
TA2 CCR0 capture: CCI0A input, compare: Out0 output (not available on all
device types)
General-purpose digital I/O with port interrupt (not available on all device
types)
TA2 CCR1 capture: CCI1A input, compare: Out1 output (not available on all
device types)
General-purpose digital I/O with port interrupt (not available on all device
types)
TA2 CCR2 capture: CCI2A input, compare: Out2 output (not available on all
device types)
General-purpose digital I/O with port interrupt (not available on all device
types)
P2.6/RTCCLK/DMAE0
32
33
J9
N/A
21
I/O
I/O
RTC clock output for calibration (not available on all device types)
DMA external trigger input (not available on all device types)
General-purpose digital I/O
Slave transmit enable for USCI_B0 SPI mode
Clock signal input for USCI_A0 SPI slave mode
Clock signal output for USCI_A0 SPI master mode
General-purpose digital I/O
P2.7/UCB0STE/UCA0CLK
H7
P3.0/UCB0SIMO/UCB0SDA
P3.1/UCB0SOMI/UCB0SCL
34
35
H8
H9
22
23
I/O
I/O
Slave in, master out for USCI_B0 SPI mode
I2C data for USCI_B0 I2C mode
General-purpose digital I/O
Slave out, master in for USCI_B0 SPI mode
I2C clock for USCI_B0 I2C mode
14
Terminal Configuration and Functions
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Table 4-1. Signal Descriptions (continued)
TERMINAL
NO.
I/O(1)
DESCRIPTION
NAME
RGC
ZQE
RGZ
General-purpose digital I/O
Clock signal input for USCI_B0 SPI slave mode
Clock signal output for USCI_B0 SPI master mode
Slave transmit enable for USCI_A0 SPI mode
General-purpose digital I/O
P3.2/UCB0CLK/UCA0STE
36
G8
24
I/O
P3.3/UCA0TXD/UCA0SIMO
P3.4/UCA0RXD/UCA0SOMI
37
38
G9
G7
25
26
I/O
I/O
Transmit data for USCI_A0 UART mode
Slave in, master out for USCI_A0 SPI mode
General-purpose digital I/O
Receive data for USCI_A0 UART mode
Slave out, master in for USCI_A0 SPI mode
Digital ground supply
DVSS
DVCC
39
40
F9
E9
27
28
Digital power supply
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.0/PM_UCB1STE/
PM_UCA1CLK
Default mapping: Slave transmit enable for USCI_B1 SPI mode
Default mapping: Clock signal input for USCI_A1 SPI slave mode
Default mapping: Clock signal output for USCI_A1 SPI master mode
41
E8
29
I/O
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.1/PM_UCB1SIMO/
PM_UCB1SDA
42
43
E7
D9
30
31
I/O
I/O
Default mapping: Slave in, master out for USCI_B1 SPI mode
Default mapping: I2C data for USCI_B1 I2C mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.2/PM_UCB1SOMI/
PM_UCB1SCL
Default mapping: Slave out, master in for USCI_B1 SPI mode
Default mapping: I2C clock for USCI_B1 I2C mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.3/PM_UCB1CLK/
PM_UCA1STE
Default mapping: Clock signal input for USCI_B1 SPI slave mode
Default mapping: Clock signal output for USCI_B1 SPI master mode
Default mapping: Slave transmit enable for USCI_A1 SPI mode
44
D8
32
I/O
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.4/PM_UCA1TXD/
PM_UCA1SIMO
45
46
D7
C9
33
34
I/O
I/O
Default mapping: Transmit data for USCI_A1 UART mode
Default mapping: Slave in, master out for USCI_A1 SPI mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.5/PM_UCA1RXD/
PM_UCA1SOMI
Default mapping: Receive data for USCI_A1 UART mode
Default mapping: Slave out, master in for USCI_A1 SPI mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.6/PM_NONE
P4.7/PM_NONE
P7.0/TB0.0
47
48
49
C8
C7
35
I/O
I/O
I/O
Default mapping: no secondary function.
General-purpose digital I/O with reconfigurable port mapping secondary
function (not available on all device types)
N/A
N/A
Default mapping: no secondary function. (not available on all device types)
General-purpose digital I/O (not available on all device types)
B8,
B9
TB0 CCR0 capture: CCI0A input, compare: Out0 output (not available on all
device types)
Copyright © 2013–2018, Texas Instruments Incorporated
Terminal Configuration and Functions
15
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Table 4-1. Signal Descriptions (continued)
TERMINAL
NO.
I/O(1)
DESCRIPTION
NAME
RGC
ZQE
RGZ
General-purpose digital I/O (not available on all device types)
P7.1/TB0.1
P7.2/TB0.2
P7.3/TB0.3
P7.4/TB0.4
50
51
52
53
54
A9
B7
A8
A7
A6
N/A
I/O
I/O
I/O
I/O
I/O
TB0 CCR1 capture: CCI1A input, compare: Out1 output (not available on all
device types)
General-purpose digital I/O (not available on all device types)
N/A
N/A
N/A
N/A
TB0 CCR2 capture: CCI2A input, compare: Out2 output (not available on all
device types)
General-purpose digital I/O (not available on all device types)
TB0 CCR3 capture: CCI3A input, compare: Out3 output (not available on all
device types)
General-purpose digital I/O (not available on all device types)
TB0 CCR4 capture: CCI4A input, compare: Out4 output (not available on all
device types)
General-purpose digital I/O (not available on all device types)
P7.5/TB0.5
RST/NMI
TB0 CCR5 capture: CCI5A input, compare: Out5 output (not available on all
device types)
Reset input, active low (also see Section 4.2.1)(3)
56
57
58
59
60
61
62
63
64
A5
B5
B4
A4
C5
C4
A3
B3
A2
37
38
39
40
41
42
43
44
45
I
Nonmaskable interrupt input
General-purpose digital I/O
P5.2/XT2IN
I/O
I/O
I
Input terminal for crystal oscillator XT2
General-purpose digital I/O \
P5.3/XT2OUT
TEST/SBWTCK(4)
PJ.0/TDO(5)
Output terminal of crystal oscillator XT2
Test mode pin – Selects four-wire JTAG operation
Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
General-purpose digital I/O
I/O
I/O
I/O
I/O
I/O
JTAG test data output port
General-purpose digital I/O
PJ.1/TDI/TCLK(5)
PJ.2/TMS(5)
JTAG test data input or test clock input
General-purpose digital I/O
JTAG test mode select
General-purpose digital I/O
PJ.3/TCK(5)
JTAG test clock
Reset input active low (also see Section 4.2.1)(6)
Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated
General-purpose digital I/O
RSTDVCC/SBWTDIO(5)
P6.0/CB0/A0
P6.1/CB1/A1
P6.2/CB2/A2
1
2
3
A1
B2
B1
46
47
48
I/O
I/O
I/O
Comparator_B input CB0
Analog input A0 for the ADC (not available on all device types)
General-purpose digital I/O
Comparator_B input CB1
Analog input A1 for the ADC (not available on all device types)
General-purpose digital I/O
Comparator_B input CB2
Analog input A2 for the ADC (not available on all device types)
(3) When this pin is configured as reset, the internal pullup resistor is enabled by default.
(4) See 节 6.5 and 节 6.6 for use with BSL and JTAG functions, respectively.
(5) See 节 6.6 for use with JTAG function.
(6) This nonconfigurable reset has an internal pullup to DVCC.
16
Terminal Configuration and Functions
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Table 4-1. Signal Descriptions (continued)
TERMINAL
NO.
I/O(1)
DESCRIPTION
NAME
RGC
ZQE
RGZ
General-purpose digital I/O
Comparator_B input CB3
P6.3/CB3/A3
4
C2
1
I/O
Analog input A3 for the ADC (not available on all device types)
Reserved
(8)
Reserved
QFN Pad
55(7)
Pad
36(7)
Pad
N/A
QFN package pad. Connection to VSS recommended.
(7) This pin is reserved and can be left unconnected or connected to ground.
(8) Pins C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground. Pin B6 is reserved
and can be left unconnected or connected to ground.
4.2.1 RST/NMI and RSTDVCC/SBWTDIO Pins
The RST/NMI and RSTDVCC/SBWTDIO pins have overlapping function when configured as reset but
they are differentiated as shown here:
•
•
Both can be used for the reset function. When both are used as reset, they can be tied together.
RST/NMI also includes the external NMI function and has a configurable pullup or pulldown when used
as reset.
•
RSTDVCC/SBWTDIO also includes the SBWTDIO function and has a nonconfigurable pullup when
used as reset.
Copyright © 2013–2018, Texas Instruments Incorporated
Terminal Configuration and Functions
17
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5 Specifications
All graphs in this section are for typical conditions, unless otherwise noted.
Typical (TYP) values are specified at VCC = 3.3 V and TA = 25°C, unless otherwise noted.
5.1 Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
4.1
UNIT
V
Voltage applied at VCC to VSS
–0.3
Voltage applied to any pin (excluding VCORE)(2)
–0.3 VCC + 0.3
±2
V
Diode current at any device pin
mA
°C
(3)
Storage temperature, Tstg
–55
150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are referenced to VSS. VCORE is for internal device use only. No external DC loading or voltage should be applied.
(3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow
temperatures not higher than classified on the device label on the shipping boxes or reels.
5.2 ESD Ratings
VALUE
±1000
±250
UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)
V(ESD) Electrostatic discharge
V
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as
±1000 V may actually have higher performance.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V
may actually have higher performance.
5.3 Recommended Operating Conditions
MIN NOM
MAX UNIT
PMMCOREVx = 0
1.8
2.0
2.2
2.4
0
3.6
PMMCOREVx = 0, 1
PMMCOREVx = 0, 1, 2
PMMCOREVx = 0, 1, 2, 3
3.6
V
Supply voltage during program execution and
VCC
(1) (2)
flash programming (AVCC = DVCC
)
3.6
3.6
V
VSS
TA
Supply voltage (AVSS = DVSS)
Operating free-air temperature
Operating junction temperature
Recommended capacitor at VCORE(3)
–40
–40
470
85
85
°C
°C
nF
TJ
CVCORE
CDVCC
CVCORE
/
Capacitor ratio of DVCC to VCORE
10
0
PMMCOREVx = 0 (default condition),
1.8 V ≤ VCC ≤ 3.6 V
8.0
12.0
20.0
25.0
PMMCOREVx = 1,
2.0 V ≤ VCC ≤ 3.6 V
0
Processor frequency (maximum MCLK
frequency)(4) (see Figure 5-2)
fSYSTEM
MHz
PMMCOREVx = 2,
2.2 V ≤ VCC ≤ 3.6 V
0
PMMCOREVx = 3,
2.4 V ≤ VCC ≤ 3.6 V
0
(1) TI recommends powering AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be
tolerated during power up and operation.
(2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the threshold parameters in Section 5.22
for the exact values and further details.
(3) A capacitor tolerance of ±20% or better is required.
(4) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
18
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
VCC
V(SVSH_+), min
tWAKE_UP_RESET
tWAKE_UP_RESET
tWAKE_UP_RESET
DVCC
VCC
VIT+
RSTDVCC
VCC ≥ VRSTDVCC
VRSTDVCC = VCC
tWAKE_UP_RESET
tWAKE_UP_RESET
VCC
VIT+
RST
VCC ≥ VRST
VRST = VCC
NOTE: The device remains in reset based on the conditions of the RSTDVCC/SBWTDIO and RST pins, along with the
voltage present on DVCC voltage supply. Holding RSTDVCC/SBWTDIO or RST at a logic low or holding DVCC
below the SVSH_+ minimum threshold causes the device to remain in its reset condition; that is, these conditions
form a logical OR with respect to device reset.
Figure 5-1. Reset Timing
25
3
20
2, 3
2
12
8
1, 2
1, 2, 3
1
0
0, 1
0, 1, 2
0, 1, 2, 3
0
1.8
2.0
2.2
2.4
3.6
Supply Voltage - V
NOTE: The numbers within the fields denote the supported PMMCOREVx settings.
Figure 5-2. Maximum System Frequency
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
19
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.4 Active Mode Supply Current Into VCC Excluding External Current
(2) (3)
over recommended operating free-air temperature (unless otherwise noted)(1)
FREQUENCY (fDCO = fMCLK = fSMCLK
)
EXECUTION
MEMORY
PARAMETER
VCC
PMMCOREVx
1 MHz
8 MHz
12 MHz
TYP MAX
20 MHz
25 MHz
UNIT
TYP
MAX
TYP
MAX
TYP
MAX
TYP
10.1
5.3
MAX
11.0
6.2
0
1
2
3
0
1
2
3
0.36
0.40
0.44
0.46
0.20
0.22
0.24
0.26
0.47
2.32
2.65
2.90
3.10
1.20
1.35
1.50
1.60
2.60
4.0
4.3
4.6
4.4
2.2
IAM, Flash
Flash
RAM
3.0 V
mA
7.1
7.6
7.7
4.2
0.29
1.30
2.0
2.2
2.4
IAM, RAM
3.0 V
mA
3.7
3.9
(1) All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load
capacitance are chosen to closely match the required 12.5 pF.
(3) Characterized with program executing typical data processing.
fACLK = 32786 Hz, fDCO = fMCLK = fSMCLK at specified frequency.
XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0.
20
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.5 Low-Power Mode Supply Currents (Into VCC) Excluding External Current
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
(2)
TEMPERATURE (TA)
PARAMETER
VCC
PMMCOREVx
–40°C
TYP
25°C
TYP
60°C
TYP
85°C
UNIT
MAX
MAX
91
MAX
TYP
85
MAX
97
2.2 V
3.0 V
2.2 V
3.0 V
0
3
0
3
0
1
2
0
1
2
3
0
1
2
3
0
1
2
3
73
79
77
83
80
88
(4)
(4)
ILPM0,1MHz
Low-power mode 0(3)
Low-power mode 2(5)
µA
µA
99
95
107
17
6.5
7.0
1.60
1.65
1.75
1.8
1.9
2.0
2.0
1.1
1.1
1.2
1.3
0.9
1.1
1.2
1.3
0.15
6.5
7.0
1.90
2.00
2.15
2.1
2.3
2.4
2.5
1.4
1.4
1.5
1.6
1.1
1.2
1.2
1.3
0.18
12
10
11
ILPM2
13
11
12
18
2,8
3.0
3.2
3.0
3.2
3.3
3.4
2.0
2.2
2.3
2.3
2.0
2.1
2.2
2.2
0.26
6.0
6.3
6.6
6.2
6.5
6.8
6.8
6.1
6.4
6.8
6.8
5.1
5.3
5.5
5.5
0.5
2.2 V
Low-power mode 3, crystal
ILPM3,XT1LF
2.9
9.4
µA
µA
(4)
mode(6)
3.0 V
3.9
2.7
10.9
9.7
Low-power mode 3,
ILPM3,VLO
3.0 V
VLO mode(7)
(4)
3.0
1.5
10.9
8.8
(4)
ILPM4
Low-power mode 4(8)
3.0 V
3.0 V
µA
µA
1.6
9.8
1.0
ILPM4.5
Low-power mode 4.5(9)
0.35
(1) All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load
capacitance are chosen to closely match the required 12.5 pF.
(3) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), fACLK = 32768 Hz, fMCLK = 0 MHz, fSMCLK = fDCO = 1 MHz
(4) Current for brownout, high side supervisor (SVSH) normal mode included. Low-side supervisor (SVSL) and low-side monitor (SVML)
disabled. High-side monitor (SVMH) disabled. RAM retention enabled.
(5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2), fACLK = 32768 Hz, fMCLK = 0 MHz, fSMCLK = fDCO = 0 MHz, DCO setting = 1
MHz operation, DCO bias generator enabled.)
(6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), fACLK = 32768 Hz, fMCLK = fSMCLK = fDCO = 0 MHz
(7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), fACLK = fVLO, fMCLK = fSMCLK = fDCO = 0 MHz
(8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4), fDCO = fACLK = fMCLK = fSMCLK = 0 MHz
(9) Internal regulator disabled. No data retention.
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5), fDCO = fACLK = fMCLK = fSMCLK = 0 MHz
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
21
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.6 Thermal Resistance Characteristics
THERMAL METRIC(1)
VALUE
27.8
29.6
48.1
13.6
14.7
20.9
0.9
UNIT
VQFN 48 (RGZ)
VQFN 64 (RGC)
BGA 80 (ZQE)
VQFN 48 (RGZ)
VQFN 64 (RGC)
BGA 80 (ZQE)
VQFN 48 (RGZ)
VQFN 64 (RGC)
BGA 80 (ZQE)
VQFN 48 (RGZ)
VQFN 64 (RGC)
BGA 80 (ZQE)
VQFN 48 (RGZ)
VQFN 64 (RGC)
BGA 80 (ZQE)
VQFN 48 (RGZ)
VQFN 64 (RGC)
BGA 80 (ZQE)
RθJA
Junction-to-ambient thermal resistance, still air
Junction-to-case (top) thermal resistance
°C/W
RθJC(TOP)
RθJC(BOTTOM)
RθJB
°C/W
°C/W
°C/W
°C/W
°C/W
Junction-to-case (bottom) thermal resistance
Junction-to-board thermal resistance
1.4
N/A(2)
4.7
8.5
25.7
0.2
ΨJT
Junction-to-package-top thermal characterization parameter
Junction-to-board thermal characterization parameter
0.2
0.4
4.6
ΨJB
8.4
25.7
(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RθJC] value, which is based on a
JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these
EIA/JEDEC standards:
•
•
•
•
JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)
JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
(2) N/A = not applicable
22
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.7 Schmitt-Trigger Inputs – General-Purpose I/O(1)
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0
to P7.5, PJ.0 to PJ.3, RSTDVCC/SBWTDIO, RST/NMI)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
1.8 V
3 V
MIN
0.80
1.50
0.45
0.75
0.3
TYP
MAX UNIT
1.40
V
VIT+
VIT–
Vhys
Positive-going input threshold voltage
2.10
1.8 V
3 V
1.00
V
Negative-going input threshold voltage
1.65
1.8 V
3 V
0.8
V
Input voltage hysteresis (VIT+ – VIT–
)
0.4
1.0
For pullup: VIN = VSS
For pulldown: VIN = VCC
RPull
CI
Pullup or pulldown resistor(2)
Input capacitance
20
35
5
50
kΩ
VIN = VSS or VCC
pF
(1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).
(2) Also applies to RST pin when pullup or pulldown resistor is enabled.
5.8 Inputs – Interrupts
(P1.0 to P1.7, P2.0 to P2.7)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX UNIT
t(int)
External interrupt timing(1)
External trigger pulse duration to set interrupt flag
1.8 V, 3 V
20
ns
(1) An external signal sets the interrupt flag every time the minimum interrupt pulse width t(int) is met. It may be set by trigger signals shorter
than t(int)
.
5.9 Leakage Current – General-Purpose I/O
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0
to P7.5, PJ.0 to PJ.3)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX UNIT
50 nA
(1) (2)
Ilkg(Px.y)
High-impedance leakage current
1.8 V, 3 V
–50
(1) The leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is
disabled.
5.10 Outputs – General-Purpose I/O (Full Drive Strength)
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0
to P7.5, PJ.0 to PJ.3)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
I(OHmax) = –3 mA(1)
VCC
MIN
VCC – 0.25
VCC – 0.60
VCC – 0.25
VCC – 0.60
MAX UNIT
VCC
1.8 V
I(OHmax) = –10 mA(2)
I(OHmax) = –5 mA(1)
I(OHmax) = –15 mA(2)
I(OLmax) = 3 mA(1)
I(OLmax) = 10 mA(2)
I(OLmax) = 5 mA(1)
I(OLmax) = 15 mA(2)
VCC
VOH
High-level output voltage
V
VCC
3 V
1.8 V
3 V
VCC
VSS VSS + 0.25
VSS VSS + 0.60
VSS VSS + 0.25
VSS VSS + 0.60
VOL
Low-level output voltage
V
(1) The maximum total current, I(OHmax) and I(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop
specified.
(2) The maximum total current, I(OHmax)and I(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop
specified.
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
23
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.11 Outputs – General-Purpose I/O (Reduced Drive Strength)
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0
to P7.5, PJ.0 to PJ.3)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
PARAMETER
TEST CONDITIONS
I(OHmax) = –1 mA(2)
VCC
MIN
VCC – 0.25
VCC – 0.60
VCC – 0.25
VCC – 0.60
MAX UNIT
VCC
1.8 V
I(OHmax) = –3 mA(3)
I(OHmax) = –2 mA(2)
I(OHmax) = –6 mA(3)
I(OLmax) = 1 mA(2)
I(OLmax) = 3 mA(3)
I(OLmax) = 2 mA(2)
I(OLmax) = 6 mA(3)
VCC
VOH
High-level output voltage
V
VCC
3.0 V
1.8 V
3.0 V
VCC
VSS VSS + 0.25
VSS VSS + 0.60
VSS VSS + 0.25
VSS VSS + 0.60
VOL
Low-level output voltage
V
(1) Selecting reduced drive strength may reduce EMI.
(2) The maximum total current, I(OHmax)and I(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop
specified.
(3) The maximum total current, I(OHmax)and I(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage
drop specified.
5.12 Output Frequency – General-Purpose I/O
(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0
to P7.5, PJ.0 to PJ.3)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
MAX UNIT
VCC = 1.8 V,
PMMCOREVx = 0
16
Port output frequency
(with load)
(1)(2)
fPx.y
See
MHz
25
VCC = 3 V,
PMMCOREVx = 3
VCC = 1.8 V,
PMMCOREVx = 0
16
ACLK, SMCLK, or MCLK ,
CL = 20 pF(2)
fPort_CLK
Clock output frequency
MHz
25
VCC = 3 V,
PMMCOREVx = 3
(1) A resistive divider with 2 × R1 between VCC and VSS is used as load. The output is connected to the center tap of the divider. For full
drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. CL = 20 pF is connected to the output to VSS
.
(2) The output voltage reaches at least 10% and 90% VCC at the specified toggle frequency.
24
Specifications
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
8.0
7.0
6.0
5.0
4.0
3.0
2.0
1.0
0.0
25.0
20.0
15.0
10.0
5.0
TA = 25°C
TA = 85°C
VCC = 3.0 V
Px.y
VCC = 1.8 V
Px.y
TA = 25°C
TA = 85°C
0.0
0.0
0.5
1.0
1.5
2.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
VOL – Low-Level Output Voltage – V
图 5-4. Typical Low-Level Output Current vs
VOL – Low-Level Output Voltage – V
图 5-3. Typical Low-Level Output Current vs
Low-Level Output Voltage
Low-Level Output Voltage
0.0
0.0
−1.0
−2.0
−3.0
−4.0
−5.0
−6.0
−7.0
−8.0
VCC = 1.8 V
Px.y
VCC = 3.0 V
Px.y
−5.0
−10.0
−15.0
−20.0
−25.0
TA = 85°C
TA = 25°C
TA = 85°C
TA = 25°C
0.0
0.5
1.0
1.5
2.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
VOH – High-Level Output Voltage – V
图 5-6. Typical High-Level Output Current vs
VOH – High-Level Output Voltage – V
图 5-5. Typical High-Level Output Current vs
High-Level Output Voltage
High-Level Output Voltage
版权 © 2013–2018, Texas Instruments Incorporated
Specifications
25
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
60.0
24
20
16
12
8
TA = 25°C
TA = 85°C
VCC = 1.8 V
Px.y
VCC = 3.0 V
Px.y
55.0
50.0
45.0
40.0
35.0
30.0
25.0
20.0
15.0
10.0
5.0
TA = 25°C
TA = 85°C
4
0
0.0
0.0
0.5
1.0
1.5
2.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
VOL – Low-Level Output Voltage – V
图 5-8. Typical Low-Level Output Current vs
VOL – Low-Level Output Voltage – V
图 5-7. Typical Low-Level Output Current vs
Low-Level Output Voltage
Low-Level Output Voltage
0
−4
0.0
VCC = 1.8 V
Px.y
VCC = 3.0 V
Px.y
−5.0
−10.0
−15.0
−20.0
−25.0
−30.0
−35.0
−40.0
−45.0
−50.0
−55.0
−60.0
−8
−12
−16
−20
TA = 85°C
TA = 25°C
TA = 85°C
TA = 25°C
0.0
0.5
1.0
1.5
2.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
VOH – High-Level Output Voltage – V
图 5-9. Typical High-Level Output Current vs
VOH – High-Level Output Voltage – V
图 5-10. Typical High-Level Output Current vs
High-Level Output Voltage
High-Level Output Voltage
26
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.15 Crystal Oscillator, XT1, Low-Frequency Mode(1)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
fOSC = 32768 Hz, XTS = 0,
XT1BYPASS = 0, XT1DRIVEx = 1,
TA = 25°C
0.075
Differential XT1 oscillator crystal
fOSC = 32768 Hz, XTS = 0,
ΔIDVCC.LF
current consumption from lowest XT1BYPASS = 0, XT1DRIVEx = 2,
3.0 V
0.170
µA
drive setting, LF mode
TA = 25°C
fOSC = 32768 Hz, XTS = 0,
XT1BYPASS = 0, XT1DRIVEx = 3,
TA = 25°C
0.290
XT1 oscillator crystal frequency,
LF mode
fXT1,LF0
XTS = 0, XT1BYPASS = 0
32768
Hz
XT1 oscillator logic-level square-
wave input frequency, LF mode
(3)
fXT1,LF,SW
XTS = 0, XT1BYPASS = 1(2)
10 32.768
210
50 kHz
XTS = 0,
XT1BYPASS = 0, XT1DRIVEx = 0,
fXT1,LF = 32768 Hz, CL,eff = 6 pF
Oscillation allowance for
LF crystals(4)
OALF
kΩ
XTS = 0,
XT1BYPASS = 0, XT1DRIVEx = 1,
fXT1,LF = 32768 Hz, CL,eff = 12 pF
300
XTS = 0, XCAPx = 0(6)
XTS = 0, XCAPx = 1
XTS = 0, XCAPx = 2
XTS = 0, XCAPx = 3
1
5.5
Integrated effective load
capacitance, LF mode(5)
CL,eff
pF
8.5
12.0
XTS = 0, Measured at ACLK,
fXT1,LF = 32768 Hz
Duty cycle, LF mode
30%
10
70%
Oscillator fault frequency,
LF mode(7)
XTS = 0
fFault,LF
10000
Hz
ms
XT1BYPASS = 1(8)
fOSC = 32768 Hz, XTS = 0,
XT1BYPASS = 0, XT1DRIVEx = 0,
TA = 25°C, CL,eff = 6 pF
1000
500
tSTART,LF
Start-up time, LF mode
3.0 V
fOSC = 32768 Hz, XTS = 0,
XT1BYPASS = 0, XT1DRIVEx = 3,
TA = 25°C, CL,eff = 12 pF
(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
•
•
•
•
•
•
Keep the trace between the device and the crystal as short as possible.
Design a good ground plane around the oscillator pins.
Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
(2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in
the Schmitt-trigger Inputs section of this datasheet. When in crystal bypass mode, XIN can be configured so that it can support an input
digital waveform with swing levels from DVSS to DVCC.
(3) Maximum frequency of operation of the entire device cannot be exceeded.
(4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the
XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following
guidelines, but should be evaluated based on the actual crystal selected for the application:
•
•
•
•
For XT1DRIVEx = 0, CL,eff ≤ 6 pF.
For XT1DRIVEx = 1, 6 pF ≤ CL,eff ≤ 9 pF.
For XT1DRIVEx = 2, 6 pF ≤ CL,eff ≤ 10 pF.
For XT1DRIVEx = 3, CL,eff ≥ 6 pF.
(5) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the
effective load capacitance should always match the specification of the used crystal.
(6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
(7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag.
Frequencies between the MIN and MAX specifications might set the flag.
(8) Measured with logic-level input frequency but also applies to operation with crystals.
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
27
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.16 Crystal Oscillator, XT2
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
(2)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
fOSC = 4 MHz, XT2OFF = 0, TA = 25°C,
XT2BYPASS = 0, XT2DRIVEx = 0
200
fOSC = 12 MHz, XT2OFF = 0, TA = 25°C,
XT2BYPASS = 0, XT2DRIVEx = 1
260
325
450
XT2 oscillator crystal current
consumption
IDVCC.XT2
3.0 V
µA
fOSC = 20 MHz, XT2OFF = 0, TA = 25°C,
XT2BYPASS = 0, XT2DRIVEx = 2
fOSC = 32 MHz, XT2OFF = 0, TA = 25°C,
XT2BYPASS = 0, XT2DRIVEx = 3
XT2 oscillator crystal frequency,
mode 0
fXT2,HF0
fXT2,HF1
fXT2,HF2
fXT2,HF3
fXT2,HF,SW
XT2DRIVEx = 0, XT2BYPASS = 0(3)
XT2DRIVEx = 1, XT2BYPASS = 0(3)
XT2DRIVEx = 2, XT2BYPASS = 0(3)
XT2DRIVEx = 3, XT2BYPASS = 0(3)
XT2BYPASS = 1(3)(4)
4
8
8
MHz
XT2 oscillator crystal frequency,
mode 1
16 MHz
24 MHz
32 MHz
32 MHz
XT2 oscillator crystal frequency,
mode 2
16
24
0.7
XT2 oscillator crystal frequency,
mode 3
XT2 oscillator logic-level square-
wave input frequency, bypass mode
XT2DRIVEx = 0, XT2BYPASS = 0,
fXT2,HF0 = 6 MHz, CL,eff = 15 pF
450
320
200
200
0.5
XT2DRIVEx = 1, XT2BYPASS = 0,
fXT2,HF1 = 12 MHz, CL,eff = 15 pF
Oscillation allowance for
HF crystals(5)
OAHF
Ω
XT2DRIVEx = 2, XT2BYPASS = 0,
fXT2,HF2 = 20 MHz, CL,eff = 15 pF
XT2DRIVEx = 3, XT2BYPASS = 0,
fXT2,HF3 = 32 MHz, CL,eff = 15 pF
fOSC = 6 MHz, XT2BYPASS = 0,
XT2DRIVEx = 0, TA = 25°C, CL,eff = 15 pF
tSTART,HF Start-up time
3.0 V
ms
pF
fOSC = 20 MHz, XT2BYPASS = 0,
XT2DRIVEx = 2, TA = 25°C, CL,eff = 15 pF
0.3
Integrated effective load capacitance,
CL,eff
1
HF mode(1)(6)
Duty cycle
Oscillator fault frequency(7)
Measured at ACLK, fXT2,HF2 = 20 MHz
XT2BYPASS = 1(8)
40%
30
50%
60%
300 kHz
fFault,HF
(1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
(2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
•
•
•
•
•
•
Keep the traces between the device and the crystal as short as possible.
Design a good ground plane around the oscillator pins.
Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
Use assembly materials and processes that avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
(3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device
operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
(4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined
in the Schmitt-trigger Inputs section of this datasheet. When in crystal bypass mode, XT2IN can be configured so that it can support an
input digital waveform with swing levels from DVSS to DVCC.
(5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
(6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the
effective load capacitance should always match the specification of the used crystal.
(7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag.
Frequencies between the MIN and MAX specifications might set the flag.
(8) Measured with logic-level input frequency but also applies to operation with crystals. In general, an effective load capacitance of up to
18 pF can be supported.
28
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
VLO frequency
VLO frequency temperature drift
TEST CONDITIONS
VCC
MIN
TYP
9.4
0.5
4
MAX UNIT
14 kHz
%/°C
fVLO
Measured at ACLK
1.8 V to 3.6 V
1.8 V to 3.6 V
1.8 V to 3.6 V
1.8 V to 3.6 V
6
dfVLO/dT
Measured at ACLK(1)
Measured at ACLK(2)
Measured at ACLK
dfVLO/dVCC VLO frequency supply voltage drift
Duty cycle
%/V
40%
50%
60%
(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))
(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)
5.18 Internal Reference, Low-Frequency Oscillator (REFO)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
TA = 25°C
VCC
MIN
TYP
3
MAX UNIT
µA
IREFO
REFO oscillator current consumption
REFO frequency calibrated
1.8 V to 3.6 V
1.8 V to 3.6 V
Measured at ACLK
Full temperature range
TA = 25°C
Measured at ACLK(1)
Measured at ACLK(2)
Measured at ACLK
40%/60% duty cycle
32768
Hz
fREFO
1.8 V to 3.6 V –3.5%
3.5%
1.5%
%/°C
%/V
REFO absolute tolerance calibrated
REFO frequency temperature drift
3 V
–1.5%
dfREFO/dT
1.8 V to 3.6 V
1.8 V to 3.6 V
1.8 V to 3.6 V
1.8 V to 3.6 V
0.01
1.0
dfREFO/dVCC REFO frequency supply voltage drift
Duty cycle
40%
50%
25
60%
tSTART
REFO start-up time
µs
(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))
(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
29
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.19 DCO Frequency
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
DCORSELx = 0, DCOx = 0, MODx = 0
DCORSELx = 0, DCOx = 31, MODx = 0
DCORSELx = 1, DCOx = 0, MODx = 0
DCORSELx = 1, DCOx = 31, MODx = 0
DCORSELx = 2, DCOx = 0, MODx = 0
DCORSELx = 2, DCOx = 31, MODx = 0
DCORSELx = 3, DCOx = 0, MODx = 0
DCORSELx = 3, DCOx = 31, MODx = 0
DCORSELx = 4, DCOx = 0, MODx = 0
DCORSELx = 4, DCOx = 31, MODx = 0
DCORSELx = 5, DCOx = 0, MODx = 0
DCORSELx = 5, DCOx = 31, MODx = 0
DCORSELx = 6, DCOx = 0, MODx = 0
DCORSELx = 6, DCOx = 31, MODx = 0
DCORSELx = 7, DCOx = 0, MODx = 0
DCORSELx = 7, DCOx = 31, MODx = 0
MIN
0.07
0.70
0.15
1.47
0.32
3.17
0.64
6.07
1.3
TYP
MAX UNIT
0.20 MHz
1.70 MHz
0.36 MHz
3.45 MHz
0.75 MHz
7.38 MHz
1.51 MHz
14.0 MHz
3.2 MHz
fDCO(0,0)
fDCO(0,31)
fDCO(1,0)
fDCO(1,31)
fDCO(2,0)
fDCO(2,31)
fDCO(3,0)
fDCO(3,31)
fDCO(4,0)
fDCO(4,31)
fDCO(5,0)
fDCO(5,31)
fDCO(6,0)
fDCO(6,31)
fDCO(7,0)
fDCO(7,31)
DCO frequency (0, 0)(1)
DCO frequency (0, 31)(1)
DCO frequency (1, 0)(1)
DCO frequency (1, 31)(1)
DCO frequency (2, 0)(1)
DCO frequency (2, 31)(1)
DCO frequency (3, 0)(1)
DCO frequency (3, 31)(1)
DCO frequency (4, 0)(1)
DCO frequency (4, 31)(1)
DCO frequency (5, 0)(1)
DCO frequency (5, 31)(1)
DCO frequency (6, 0)(1)
DCO frequency (6, 31)(1)
DCO frequency (7, 0)(1)
DCO frequency (7, 31)(1)
12.3
2.5
28.2 MHz
6.0 MHz
23.7
4.6
54.1 MHz
10.7 MHz
88.0 MHz
19.6 MHz
135 MHz
39.0
8.5
60
Frequency step between range
DCORSEL and DCORSEL + 1
SDCORSEL
SDCO
SRSEL = fDCO(DCORSEL+1,DCO)/fDCO(DCORSEL,DCO)
SDCO = fDCO(DCORSEL,DCO+1)/fDCO(DCORSEL,DCO)
1.2
2.3 ratio
Frequency step between tap DCO
and DCO + 1
1.02
40%
1.12 ratio
Duty cycle
DCO frequency temperature drift(2)
dfDCO/dVCC DCO frequency voltage drift(3)
Measured at SMCLK
fDCO = 1 MHz,
50%
0.1
60%
%/°C
%/V
dfDCO/dT
fDCO = 1 MHz
1.9
(1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, fDCO, should be set to reside within the
range of fDCO(n, 0),MAX ≤ fDCO ≤ fDCO(n, 31),MIN, where fDCO(n, 0),MAX represents the maximum frequency specified for the DCO frequency,
range n, tap 0 (DCOx = 0) and fDCO(n,31),MIN represents the minimum frequency specified for the DCO frequency, range n, tap 31
(DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual
fDCO frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the
selected range is at its minimum or maximum tap setting.
(2) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))
(3) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)
100
VCC = 3.0 V
TA = 25°C
10
DCOx = 31
1
DCOx = 0
0.1
0
1
2
3
4
5
6
7
DCORSEL
Figure 5-11. Typical DCO Frequency
30
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.20 PMM, Brownout Reset (BOR)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
| dDVCC/dt | < 3 V/s
| dDVCC/dt | < 3 V/s
MIN
TYP
MAX UNIT
V(DVCC_BOR_IT–)
V(DVCC_BOR_IT+)
V(DVCC_BOR_hys)
BORH on voltage, DVCC falling level
BORH off voltage, DVCC rising level
BORH hysteresis
1.45
1.50
250
V
V
0.80
50
1.30
mV
Pulse duration required at RST/NMI pin to
accept a reset
tRESET
2
µs
5.21 PMM, Core Voltage
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
2.4 V ≤ DVCC ≤ 3.6 V
2.2 V ≤ DVCC ≤ 3.6 V
2.0 V ≤ DVCC ≤ 3.6 V
1.8 V ≤ DVCC ≤ 3.6 V
2.4 V ≤ DVCC ≤ 3.6 V
2.2 V ≤ DVCC ≤ 3.6 V
2.0 V ≤ DVCC ≤ 3.6 V
1.8 V ≤ DVCC ≤ 3.6 V
MIN
TYP
1.90
1.80
1.60
1.40
1.94
1.84
1.64
1.44
MAX UNIT
VCORE3(AM)
VCORE2(AM)
VCORE1(AM)
VCORE0(AM)
Core voltage, active mode, PMMCOREV = 3
Core voltage, active mode, PMMCOREV = 2
Core voltage, active mode, PMMCOREV = 1
Core voltage, active mode, PMMCOREV = 0
V
V
V
V
V
V
V
V
VCORE3(LPM) Core voltage, low-current mode, PMMCOREV = 3
VCORE2(LPM) Core voltage, low-current mode, PMMCOREV = 2
VCORE1(LPM) Core voltage, low-current mode, PMMCOREV = 1
VCORE0(LPM) Core voltage, low-current mode, PMMCOREV = 0
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
31
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.22 PMM, SVS High Side
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SVSHE = 0, DVCC = 3.6 V
MIN
TYP
0
MAX UNIT
nA
I(SVSH)
SVS current consumption SVSHE = 1, DVCC = 3.6 V, SVSHFP = 0
SVSHE = 1, DVCC = 3.6 V, SVSHFP = 1
200
1.5
µA
SVSHE = 1, SVSHRVL = 0
1.57
1.79
1.98
2.10
1.62
1.88
2.07
2.20
2.32
2.52
2.90
2.90
1.68
1.88
2.08
2.18
1.74
1.94
2.14
2.30
2.40
2.70
3.10
3.10
1.78
SVSHE = 1, SVSHRVL = 1
SVSH on voltage level(1)
1.98
V
V(SVSH_IT–)
SVSHE = 1, SVSHRVL = 2
2.21
SVSHE = 1, SVSHRVL = 3
SVSHE = 1, SVSMHRRL = 0
SVSHE = 1, SVSMHRRL = 1
SVSHE = 1, SVSMHRRL = 2
2.31
1.85
2.07
2.28
SVSHE = 1, SVSMHRRL = 3
SVSH off voltage level(1)
2.42
V
V(SVSH_IT+)
SVSHE = 1, SVSMHRRL = 4
2.55
SVSHE = 1, SVSMHRRL = 5
SVSHE = 1, SVSMHRRL = 6
SVSHE = 1, SVSMHRRL = 7
SVSHE = 1, dVDVCC/dt = 10 mV/µs,
2.88
3.23
3.23
2.5
20
SVSHFP = 1
tpd(SVSH)
SVSH propagation delay
µs
µs
SVSHE = 1, dVDVCC/dt = 1 mV/µs,
SVSHFP = 0
SVSHE = 0 → 1, dVDVCC/dt = 10 mV/µs,
SVSHFP = 1
12.5
100
t(SVSH)
SVSH on or off delay time
SVSHE = 0 → 1, dVDVCC/dt = 1 mV/µs,
SVSHFP = 0
dVDVCC/dt
DVCC rise time
0
1000
V/s
(1) The SVSH settings available depend on the VCORE (PMMCOREVx) setting. See the Power Management Module and Supply Voltage
Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's Guide on recommended settings and use.
32
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.23 PMM, SVM High Side
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SVMHE = 0, DVCC = 3.6 V
MIN
TYP
0
MAX UNIT
nA
I(SVMH)
SVMH current consumption
SVMHE= 1, DVCC = 3.6 V, SVMHFP = 0
SVMHE = 1, DVCC = 3.6 V, SVMHFP = 1
SVMHE = 1, SVSMHRRL = 0
SVMHE = 1, SVSMHRRL = 1
SVMHE = 1, SVSMHRRL = 2
SVMHE = 1, SVSMHRRL = 3
SVMHE = 1, SVSMHRRL = 4
SVMHE = 1, SVSMHRRL = 5
SVMHE = 1, SVSMHRRL = 6
SVMHE = 1, SVSMHRRL = 7
SVMHE = 1, SVMHOVPE = 1
200
1.5
µA
1.85
1.62
1.88
2.07
2.20
2.32
2.52
2.90
2.90
1.74
1.94
2.14
2.30
2.40
2.70
3.10
3.10
3.75
2.07
2.28
2.42
V(SVMH)
SVMH on or off voltage level(1)
2.55
2.88
3.23
3.23
V
SVMHE = 1, dVDVCC/dt = 10 mV/µs,
SVMHFP = 1
2.5
20
tpd(SVMH)
SVMH propagation delay
SVMH on or off delay time
µs
µs
SVMHE = 1, dVDVCC/dt = 1 mV/µs,
SVMHFP = 0
SVMHE = 0 → 1, dVDVCC/dt = 10 mV/µs,
SVMHFP = 1
12.5
100
t(SVMH)
SVMHE = 0 → 1, dVDVCC/dt = 1 mV/µs,
SVMHFP = 0
(1) The SVMH settings available depend on the VCORE (PMMCOREVx) setting. See the Power Management Module and Supply Voltage
Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's Guide on recommended settings and use.
5.24 PMM, SVS Low Side
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SVSLE = 0, PMMCOREV = 2
MIN
TYP
0
MAX UNIT
nA
µA
µs
I(SVSL)
SVSL current consumption
SVSLE = 1, PMMCOREV = 2, SVSLFP = 0
200
1.5
2.5
20
SVSLE = 1, PMMCOREV = 2, SVSLFP = 1
SVSLE = 1, dVCORE/dt = 10 mV/µs, SVSLFP = 1
SVSLE = 1, dVCORE/dt = 1 mV/µs, SVSLFP = 0
SVSLE = 0 → 1, dVCORE/dt = 10 mV/µs, SVSLFP = 1
SVSLE = 0 → 1, dVCORE/dt = 1 mV/µs, SVSLFP = 0
tpd(SVSL)
SVSL propagation delay
SVSL on or off delay time
12.5
100
t(SVSL)
µs
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
33
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.25 PMM, SVM Low Side
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SVMLE = 0, PMMCOREV = 2
MIN
TYP
0
MAX UNIT
nA
µA
µs
I(SVML)
SVML current consumption
SVMLE= 1, PMMCOREV = 2, SVMLFP = 0
200
1.5
2.5
20
SVMLE= 1, PMMCOREV = 2, SVMLFP = 1
SVMLE = 1, dVCORE/dt = 10 mV/µs, SVMLFP = 1
SVMLE = 1, dVCORE/dt = 1 mV/µs, SVMLFP = 0
SVMLE = 0 → 1, dVCORE/dt = 10 mV/µs, SVMLFP = 1
SVMLE = 0 → 1, dVCORE/dt = 1 mV/µs, SVMLFP = 0
tpd(SVML)
SVML propagation delay
SVML on or off delay time
12.5
100
t(SVML)
µs
5.26 Wake-up Times From Low-Power Modes and Reset
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
Wake-up time from LPM2,
LPM3, or LPM4 to active
mode(1)
PMMCOREV = SVSMLRRL = n
(where n = 0, 1, 2, or 3),
SVSLFP = 1
f
MCLK ≥ 4 MHz
3.5
4.5
7.5
9
tWAKE-UP-FAST
µs
µs
1 MHz < fMCLK < 4 MHz
Wake-up time from LPM2,
LPM3 or LPM4 to active
mode(2)(3)
PMMCOREV = SVSMLRRL = n
(where n = 0, 1, 2, or 3),
SVSLFP = 0
tWAKE-UP-SLOW
150 175
Wake-up time from LPM4.5
to active mode(4)
tWAKE-UP-LPM5
tWAKE-UP-RESET
2
2
3
3
ms
ms
Wake-up time from RST or
BOR event to active mode(4)
(1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance
mode of the low-side supervisor (SVSL) and low-side monitor (SVML). tWAKE-UP-FAST is possible with SVSL and SVML in full performance
mode or disabled. For specific register settings, see the Low-Side SVS and SVM Control and Performance Mode Selection section in
the Power Management Module and Supply Voltage Supervisor chapter of the MSP430x5xx and MSP430x6xx Family User's Guide.
(2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance
mode of the low-side supervisor (SVSL) and low-side monitor (SVML). tWAKE-UP-SLOW is set with SVSL and SVML in normal mode (low
current mode). For specific register settings, see the Low-Side SVS and SVM Control and Performance Mode Selection section in the
Power Management Module and Supply Voltage Supervisor chapter of the MSP430x5xx and MSP430x6xx Family User's Guide.
(3) The wake-up times from LPM0 and LPM1 to AM are not specified. They are proportional to MCLK cycle time but are not affected by the
performance mode settings as for LPM2, LPM3, and LPM4.
(4) This value represents the time from the wake-up event to the reset vector execution.
34
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.27 Timer_A
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX UNIT
Internal: SMCLK or ACLK,
External: TACLK,
Duty cycle = 50% ±10%
1.8 V
25
fTA
Timer_A input clock frequency
MHz
3.0 V
25
1.8 V
3.0 V
20
20
All capture inputs, minimum pulse
duration required for capture
tTA,cap
Timer_A capture timing(1)
ns
(1) The external signal sets the interrupt flag every time the minimum parameters are met. It may be set even with trigger signals shorter
than tTA,cap
.
5.28 Timer_B
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX UNIT
Internal: SMCLK or ACLK,
External: TBCLK,
Duty cycle = 50% ±10%
1.8 V
25
fTB
Timer_B input clock frequency
MHz
3.0 V
25
1.8 V
3.0 V
20
20
All capture inputs, minimum pulse
duration required for capture
tTB,cap
Timer_B capture timing(1)
ns
(1) The external signal sets the interrupt flag every time the minimum parameters are met. It may be set even with trigger signals shorter
than tTB,cap
.
5.29 USCI (UART Mode) Clock Frequency
PARAMETER
TEST CONDITIONS
MIN
MAX UNIT
Internal: SMCLK or ACLK,
External: UCLK,
fUSCI
USCI input clock frequency
fSYSTEM MHz
Duty cycle = 50% ±10%
fBITCLK
BITCLK clock frequency (equals baud rate in MBaud)
1
MHz
5.30 USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
VCC
MIN
50
MAX UNIT
1.8 V
3.0 V
600
ns
tτ
UART receive deglitch time(1)
50
600
(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To make sure that pulses are
correctly recognized, their duration should exceed the maximum specification of the deglitch time.
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
35
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.31 USCI (SPI Master Mode) Clock Frequency
PARAMETER
TEST CONDITIONS
MIN
MAX UNIT
Internal: SMCLK or ACLK,
Duty cycle = 50% ±10%
fUSCI USCI input clock frequency
fSYSTEM MHz
5.32 USCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
(see Figure 5-12 and Figure 5-13)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX UNIT
SMCLK, ACLK,
fUSCI
USCI input clock frequency
fSYSTEM
MHz
Duty cycle = 50% ±10%
PMMCOREV = 0
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
55
38
30
25
0
tSU,MI
SOMI input data setup time
SOMI input data hold time
ns
PMMCOREV = 3
PMMCOREV = 0
PMMCOREV = 3
0
tHD,MI
ns
ns
ns
0
0
20
18
16
15
UCLK edge to SIMO valid,
CL = 20 pF, PMMCOREV = 0
tVALID,MO SIMO output data valid time(2)
UCLK edge to SIMO valid,
CL = 20 pF, PMMCOREV = 3
–10
–8
CL = 20 pF, PMMCOREV = 0
CL = 20 pF, PMMCOREV = 3
tHD,MO
SIMO output data hold time(3)
–10
–8
(1) fUCxCLK = 1/2tLO/HI with tLO/HI ≥ max(tVALID,MO(USCI) + tSU,SI(Slave), tSU,MI(USCI) + tVALID,SO(Slave)
)
For the slave parameters tSU,SI(Slave) and tVALID,SO(Slave), see the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing
diagrams in Figure 5-12 and Figure 5-13.
(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in
Figure 5-12 and Figure 5-13.
36
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
1/fUCxCLK
CKPL = 0
CKPL = 1
UCLK
tLO/HI
tLO/HI
tSU,MI
tHD,MI
SOMI
SIMO
tHD,MO
tVALID,MO
Figure 5-12. SPI Master Mode, CKPH = 0
1/fUCxCLK
CKPL = 0
CKPL = 1
UCLK
tLO/HI
tLO/HI
tHD,MI
tSU,MI
SOMI
SIMO
tHD,MO
tVALID,MO
Figure 5-13. SPI Master Mode, CKPH = 1
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
37
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.33 USCI (SPI Slave Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
(see Figure 5-14 and Figure 5-15)
PARAMETER
TEST CONDITIONS
VCC
MIN
11
8
MAX UNIT
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
1.8 V
3.0 V
2.4 V
3.0 V
PMMCOREV = 0
tSTE,LEAD
tSTE,LAG
tSTE,ACC
tSTE,DIS
tSU,SI
STE lead time, STE low to clock
ns
7
PMMCOREV = 3
PMMCOREV = 0
PMMCOREV = 3
PMMCOREV = 0
PMMCOREV = 3
PMMCOREV = 0
PMMCOREV = 3
PMMCOREV = 0
PMMCOREV = 3
PMMCOREV = 0
PMMCOREV = 3
6
3
3
STE lag time, Last clock to STE high
ns
3
3
66
50
ns
36
STE access time, STE low to SOMI data out
30
30
23
ns
16
STE disable time, STE high to SOMI high
impedance
13
5
5
2
2
5
5
5
5
SIMO input data setup time
SIMO input data hold time
SOMI output data valid time(2)
SOMI output data hold time(3)
ns
tHD,SI
ns
76
UCLK edge to SOMI valid,
CL = 20 pF, PMMCOREV = 0
60
ns
44
tVALID,SO
UCLK edge to SOMI valid,
CL = 20 pF, PMMCOREV = 3
40
18
12
10
8
CL = 20 pF, PMMCOREV = 0
CL = 20 pF, PMMCOREV = 3
tHD,SO
ns
(1) fUCxCLK = 1/2tLO/HI with tLO/HI ≥ max(tVALID,MO(Master) + tSU,SI(USCI), tSU,MI(Master) + tVALID,SO(USCI)
)
For the master parameters tSU,MI(Master) and tVALID,MO(Master), see the SPI parameters of the attached master.
(2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing
diagrams in Figure 5-12 and Figure 5-13.
(3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams in
Figure 5-12 and Figure 5-13.
38
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
tSTE,LEAD
tSTE,LAG
STE
1/fUCxCLK
CKPL = 0
CKPL = 1
UCLK
tSU,SI
tLO/HI
tLO/HI
tHD,SI
SIMO
SOMI
tHD,SO
tVALID,SO
tSTE,ACC
tSTE,DIS
Figure 5-14. SPI Slave Mode, CKPH = 0
tSTE,LEAD
tSTE,LAG
STE
1/fUCxCLK
CKPL = 0
CKPL = 1
UCLK
tLO/HI
tLO/HI
tHD,SI
tSU,SI
SIMO
SOMI
tHD,MO
tVALID,SO
tSTE,ACC
tSTE,DIS
Figure 5-15. SPI Slave Mode, CKPH = 1
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
39
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.34 USCI (I2C Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX UNIT
Internal: SMCLK or ACLK,
External: UCLK
Duty cycle = 50% ±10%
fUSCI
USCI input clock frequency
fSYSTEM
400
MHz
fSCL
SCL clock frequency
2.2 V, 3 V
2.2 V, 3 V
0
4.0
0.6
4.7
0.6
0
kHz
µs
f
SCL ≤ 100 kHz
fSCL > 100 kHz
SCL ≤ 100 kHz
fSCL > 100 kHz
tHD,STA
Hold time (repeated) START
f
tSU,STA
Setup time for a repeated START
2.2 V, 3 V
µs
tHD,DAT
tSU,DAT
Data hold time
Data setup time
2.2 V, 3 V
2.2 V, 3 V
ns
ns
250
4.0
0.6
50
fSCL ≤ 100 kHz
tSU,STO
tSP
Setup time for STOP
2.2 V, 3 V
2.2 V, 3 V
µs
ns
fSCL > 100 kHz
Pulse duration of spikes suppressed by input filter
600
tHD,STA
tSU,STA
tHD,STA
tBUF
SDA
SCL
tLOW
tHIGH
tSP
tSU,DAT
tSU,STO
tHD,DAT
Figure 5-16. I2C Mode Timing
40
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.35 10-Bit ADC, Power Supply and Input Range Conditions
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
AVCC and DVCC are connected together,
AVSS and DVSS are connected together,
V(AVSS) = V(DVSS) = 0 V
AVCC
V(Ax)
Analog supply voltage
1.8
3.6
V
V
All ADC10_A pins: P1.0 to P1.5, P3.6, and
P3.7 terminals
Analog input voltage range(2)
0
AVCC
Operating supply current into
AVCC terminal, REF module
and reference buffer off
fADC10CLK = 5.0 MHz, ADC10ON = 1,
REFON = 0, SHT0 = 0, SHT1 = 0,
ADC10DIV = 0, ADC10SREF = 00
2.2 V
3 V
60
75
100
110
Operating supply current into
fADC10CLK = 5.0 MHz, ADC10ON = 1,
AVCC terminal, REF module on, REFON = 1, SHT0 = 0, SHT1 = 0,
3 V
3 V
113
105
150
140
reference buffer on
ADC10DIV = 0, ADC10SREF = 01
fADC10CLK = 5.0 MHz, ADC10ON = 1,
REFON = 0, SHT0 = 0, SHT1 = 0,
ADC10DIV = 0, ADC10SREF = 10,
VEREF = 2.5 V
IADC10_A
µA
Operating supply current into
AVCC terminal, REF module off,
reference buffer on
fADC10CLK = 5.0 MHz, ADC10ON = 1,
REFON = 0, SHT0 = 0, SHT1 = 0,
ADC10DIV = 0, ADC10SREF = 11,
VEREF = 2.5 V
Operating supply current into
AVCC terminal, REF module off,
reference buffer off
3 V
70
110
Only one terminal Ax can be selected at one
time from the pad to the ADC10_A capacitor
array including wiring and pad
CI
RI
Input capacitance
2.2 V
3.5
pF
AVCC > 2.0 V, 0 V ≤ VAx ≤ AVCC
36
96
Input MUX ON resistance
kΩ
1.8 V < AVCC < 2 V, 0 V ≤ VAx ≤ AVCC
(1) The leakage current is defined in the leakage current table with P6.x/Ax parameter.
(2) The analog input voltage range must be within the selected reference voltage range VR+ to VR– for valid conversion results. The external
reference voltage requires decoupling capacitors. Two decoupling capacitors, 10 µF and 100 nF, should be connected to VREF to
decouple the dynamic current required for an external reference source if it is used for the ADC10_A. See also the MSP430x5xx and
MSP430x6xx Family User's Guide.
5.36 10-Bit ADC, Timing Parameters
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
For specified performance of ADC10_A
linearity parameters
fADC10CLK
fADC10OSC
2.2 V, 3 V
0.45
5
5.5 MHz
Internal ADC10_A
oscillator(1)
ADC10DIV = 0, fADC10CLK = fADC10OSC
2.2 V, 3 V
2.2 V, 3 V
4.2
2.4
4.8
5.4 MHz
REFON = 0, Internal oscillator,
12 ADC10CLK cycles, 10-bit mode,
fADC10OSC = 4 MHz to 5 MHz
3.0
µs
tCONVERT
Conversion time
12 ×
1 /
fADC10CLK
External fADC10CLK from ACLK, MCLK or
SMCLK, ADC10SSEL ≠ 0
Turnon settling time of
the ADC
(2)
tADC10ON
tSample
See
100
ns
µs
1.8 V
3.0 V
3
1
Sampling time
RS = 1000 Ω, RI = 96 k Ω, CI = 3.5 pF(3)
(1) The ADC10OSC is sourced directly from MODOSC inside the UCS.
(2) The condition is that the error in a conversion started after tADC10ON is less than ±0.5 LSB. The reference and input signal are already
settled.
(3) Approximately 8 Tau (τ) are needed to get an error of less than ±0.5 LSB
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
41
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
MAX UNIT
5.37 10-Bit ADC, Linearity Parameters
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
1.4 V ≤ (VeREF+ – VeREF–) ≤ 1.6 V, CVeREF+ = 20 pF
1.6 V < (VeREF+ – VeREF–) ≤ VAVCC, CVeREF+ = 20 pF
±1.0
LSB
±1.0
Integral
linearity error
EI
2.2 V, 3 V
Differential
linearity error
ED
EO
EG
ET
1.4 V ≤ (VeREF+ – VeREF–), CVeREF+ = 20 pF
2.2 V, 3 V
2.2 V, 3 V
2.2 V, 3 V
2.2 V, 3 V
±1.0 LSB
±1.0 LSB
±1.0 LSB
±2.0 LSB
1.4 V ≤ (VeREF+ – VeREF–), CVeREF+ = 20 pF,
Internal impedance of source RS < 100 Ω
Offset error
Gain error
1.4 V ≤ (VeREF+ – VeREF–), CVeREF+ = 20 pF,
ADC10SREFx = 11b
Total unadjusted
error
1.4 V ≤ (VeREF+ – VeREF–), CVeREF+ = 20 pF,
ADC10SREFx = 11b
±1.0
5.38 REF, External Reference
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
Positive external
reference voltage input
(2)
VeREF+
VeREF+ > VeREF–
1.4
AVCC
1.2
V
V
V
Negative external
reference voltage input
(3)
(4)
VeREF–
VeREF+ > VeREF–
VeREF+ > VeREF–
0
(VeREF+
–
Differential external
reference voltage input
1.4
AVCC
VeREF–
)
1.4 V ≤ VeREF+ ≤ VAVCC , VeREF– = 0 V,
fADC10CLK = 5 MHz, ADC10SHTx = 0x0001,
Conversion rate 200 ksps
2.2 V, 3 V
2.2 V, 3 V
–26
26
1
IVeREF+
IVeREF–
Static input current
µA
1.4 V ≤ VeREF+ ≤ VAVCC , VeREF– = 0 V,
fADC10CLK = 5 MHZ, ADC10SHTX = 0x1000,
Conversion rate 20 ksps
–1
10
Capacitance at VeREF+
or VeREF- terminal
(5)
CVREF+/-
See
µF
(1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, CI, is also
the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the
recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
accuracy requirements.
(3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
accuracy requirements.
(4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
reduced accuracy requirements.
(5) Two decoupling capacitors, 10 µF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external
reference source if it is used for the ADC10_A. See also the MSP430x5xx and MSP430x6xx Family User's Guide.
42
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.39 REF, Built-In Reference
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
PARAMETER
TEST CONDITIONS
REFVSEL = {2} for 2.5 V, REFON = 1
REFVSEL = {1} for 2.0 V, REFON = 1
REFVSEL = {0} for 1.5 V, REFON = 1
REFVSEL = {0} for 1.5 V
VCC
3 V
MIN
2.472
1.96
TYP
2.51 2.548
1.99 2.02
MAX UNIT
Positive built-in reference
voltage
VREF+
3 V
V
V
2.2 V, 3 V
1.472 1.495 1.518
1.8
2.2
2.7
AVCC minimum voltage,
Positive built-in reference
active
AVCC(min)
REFVSEL = {1} for 2.0 V
REFVSEL = {2} for 2.5 V
fADC10CLK = 5.0 MHz,
REFON = 1, REFBURST = 0,
REFVSEL = {2} for 2.5 V
3 V
3 V
3 V
18
24
21
µA
µA
µA
fADC10CLK = 5.0 MHz,
REFON = 1, REFBURST = 0,
REFVSEL = {1} for 2.0 V
Operating supply current into
AVCC terminal(2)
IREF+
15.5
fADC10CLK = 5.0 MHz,
REFON = 1, REFBURST = 0,
REFVSEL = {0} for 1.5 V
13.5
30
21
50
Temperature coefficient of
built-in reference(3)
IVREF+ = 0 A,
REFVSEL = {0, 1, 2}, REFON = 1
ppm/
°C
TCREF+
ISENSOR
2.2 V
3 V
20
20
22
22
Operating supply current into
AVCC terminal(4)
REFON = 0, INCH = 0Ah,
ADC10ON = N/A, TA = 30°C
µA
mV
V
2.2 V
3 V
770
770
1.1
1.5
ADC10ON = 1, INCH = 0Ah,
TA = 30°C
(5)
VSENSOR
See
2.2 V
3 V
1.06
1.46
1.14
1.54
ADC10ON = 1, INCH = 0Bh,
VMID
tSENSOR(sample)
tVMID(sample)
AVCC divider at channel 11
VMID ≈ 0.5 × VAVCC
Sample time required if
channel 10 is selected(6)
ADC10ON = 1, INCH = 0Ah,
Error of conversion result ≤ 1 LSB
30
1
µs
µs
Sample time required if
channel 11 is selected(7)
ADC10ON = 1, INCH = 0Bh,
Error of conversion result ≤ 1 LSB
AVCC = AVCC(min) to AVCC(max),
TA = 25 °C,
REFVSEL = {0, 1, 2}, REFON = 1
Power supply rejection ratio
(DC)
PSRR_DC
120
µV/V
AVCC = AVCC(min) to AVCC(max),
TA = 25°C, f = 1 kHz, ΔVpp = 100 mV,
REFVSEL = {0, 1, 2}, REFON = 1
Power supply rejection ratio
(AC)
PSRR_AC
tSETTLE
6.4
75
mV/V
µs
Settling time of reference
voltage(8)
AVCC = AVCC(min) to AVCC(max),
REFVSEL = {0, 1, 2}, REFON = 0 → 1
(1) The leakage current is defined in the leakage current table with P6.x/Ax parameter.
(2) The internal reference current is supplied through the AVCC terminal. Consumption is independent of the ADC10ON control bit, unless a
conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.
(3) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C)/(85°C – (–40°C)).
(4) The sensor current ISENSOR is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is
high). When REFON = 1, ISENSOR is already included in IREF+
.
(5) The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in
temperature sensor.
(6) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time tSENSOR(on)
(7) The on-time tVMID(on) is included in the sampling time tVMID(sample); no additional on time is needed.
(8) The condition is that the error in a conversion started after tREFON is less than ±0.5 LSB.
.
Copyright © 2013–2018, Texas Instruments Incorporated
Specifications
43
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
MAX UNIT
5.40 Comparator_B
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
VCC
Supply voltage
1.8
3.6
38
38
39
V
1.8 V
2.2 V
3 V
CBPWRMD = 00, CBON = 1,
CBRSx = 00
31
32
Comparator operating supply
IAVCC_COMP current into AVCC, excludes
reference resistor ladder
µA
CBPWRMD = 01, CBON = 1,
CBRSx = 00
2.2 V, 3 V
2.2 V, 3 V
10
17
CBPWRMD = 10, CBON = 1,
CBRSx = 00
0.2
0.85
CBREFLx = 01, CBREFACC = 0
CBREFLx = 10, CBREFACC = 0
CBREFLx = 11, CBREFACC = 0
≥ 1.8 V
≥ 2.2 V
≥ 3.0 V
1.44
1.92
2.39
±2.5%
±2.5%
±2.5%
VREF
Reference voltage level
V
CBREFACC = 1, CBREFLx = 01,
CBRSx = 10, REFON = 0,
CBON = 0
2.2 V, 3 V
2.2 V, 3 V
17
33
22
40
Quiescent current of resistor
ladder into AVCC, includes
REF module current
IAVCC_REF
µA
CBREFACC = 0, CBREFLx = 01,
CBRSx = 10, REFON = 0,
CBON = 0
VIC
Common mode input range
Input offset voltage
0
–20
–10
VCC – 1
20
V
CBPWRMD = 00
VOFFSET
CIN
mV
CBPWRMD = 01 or 10
10
Input capacitance
5
3
pF
kΩ
On (switch closed)
4
RSIN
Series input resistance
Off (switch open)
50
MΩ
CBPWRMD = 00, CBF = 0
CBPWRMD = 01, CBF = 0
CBPWRMD = 10, CBF = 0
450
600
50
ns
µs
Propagation delay, response
time
tPD
CBPWRMD = 00, CBON = 1,
CBF = 1, CBFDLY = 00
0.35
0.6
0.6
1.0
1.8
3.4
1
1.5
1.8
3.4
6.5
2
CBPWRMD = 00, CBON = 1,
CBF = 1, CBFDLY = 01
Propagation delay with filter
active
tPD,filter
µs
CBPWRMD = 00, CBON = 1,
CBF = 1, CBFDLY = 10
1.0
CBPWRMD = 00, CBON = 1,
CBF = 1, CBFDLY = 11
1.8
CBON = 0 to CBON = 1,
CBPWRMD = 00 or 01
tEN_CMP
Comparator enable time
µs
µs
CBON = 0 to CBON = 1,
CBPWRMD = 10
100
1.5
tEN_REF
Resistor reference enable time CBON = 0 to CBON = 1
1.0
Temperature coefficient of
VCB_REF
ppm/
°C
TCCB_REF
50
VIN ×
VIN ×
VIN ×
Reference voltage for a given VIN = reference into resistor ladder,
VCB_REF
(n + 0.5) (n + 1) (n + 1.5)
/ 32 / 32 / 32
V
tap
n = 0 to 31
44
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
5.41 Flash Memory
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TJ
MIN
TYP
MAX UNIT
DVCC(PGM/ERASE) Program and erase supply voltage
1.8
3.6
5
V
mA
IPGM
Average supply current from DVCC during program
3
6
6
IERASE
Average supply current from DVCC during erase
Average supply current from DVCC during mass erase or bank erase
Cumulative program time(1)
11
11
16
mA
IMERASE, IBANK
tCPT
mA
ms
Program and erase endurance
104
100
64
105
cycles
years
µs
tRetention
tWord
Data retention duration
Word or byte program time(2)
Block program time for first byte or word(2)
25°C
85
65
tBlock, 0
49
µs
Block program time for each additional byte or word, except for last
byte or word(2)
Block program time for last byte or word(2)
tBlock, 1–(N–1)
tBlock, N
37
55
23
49
73
32
µs
µs
Erase time for segment, mass erase, and bank erase when
available(2)
tErase
ms
MCLK frequency in marginal read mode
(FCTL4.MGR0 = 1 or FCTL4. MGR1 = 1)
fMCLK,MGR
0
1
MHz
(1) The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming
methods: individual word write, individual byte write, and block write modes.
(2) These values are hardwired into the state machine of the flash controller.
5.42 JTAG and Spy-Bi-Wire Interface
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
Spy-Bi-Wire input frequency
tSBW,Low Spy-Bi-Wire low clock pulse length
VCC
MIN
0
TYP
MAX UNIT
fSBW
2.2 V, 3 V
2.2 V, 3 V
2.2 V, 3 V
20
15
1
MHz
µs
0.025
tSBW, En
tSBW,Rst
Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge)(1)
µs
Spy-Bi-Wire return to normal operation time
15
0
100
5
µs
2.2 V
3 V
MHz
MHz
kΩ
fTCK
TCK input frequency - 4-wire JTAG(2)
Internal pulldown resistance on TEST
0
10
80
Rinternal
2.2 V, 3 V
45
60
(1) Tools that access the Spy-Bi-Wire interface must wait for the tSBW,En time after pulling the TEST/SBWTCK pin high before applying the
first SBWTCK clock edge.
(2) fTCK may be restricted to meet the timing requirements of the module selected.
版权 © 2013–2018, Texas Instruments Incorporated
Specifications
45
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6 Detailed Description
6.1 CPU (Link to User's Guide)
The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All
operations, other than program-flow instructions, are performed as register operations in conjunction with
seven addressing modes for source operand and four addressing modes for destination operand.
The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-
register operation execution time is one cycle of the CPU clock. Four of the registers, R0 to R3, are
dedicated as program counter, stack pointer, status register, and constant generator, respectively. The
remaining registers are general-purpose registers (see 图 6-1).
Peripherals are connected to the CPU using data, address, and control buses. Peripherals can be
managed with all instructions.
The instruction set consists of the original 51 instructions with three formats and seven address modes
and additional instructions for the expanded address range. Each instruction can operate on word and
byte data.
Program Counter
PC/R0
SP/R1
SR/CG1/R2
CG2/R3
R4
Stack Pointer
Status Register
Constant Generator
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
General-Purpose Register
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
图 6-1. CPU Registers
46
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.2 Operating Modes
The microcontrollers has one active mode and six software selectable low-power modes of operation. An
interrupt event can wake up the device from any of the low-power modes, service the request, and restore
back to the low-power mode on return from the interrupt program.
Software can configure the following operating modes:
•
Active mode (AM)
All clocks are active
Low-power mode 0 (LPM0)
–
•
–
–
–
CPU is disabled
ACLK and SMCLK remain active, MCLK is disabled
FLL loop control remains active
•
•
Low-power mode 1 (LPM1)
–
–
–
CPU is disabled
FLL loop control is disabled
ACLK and SMCLK remain active, MCLK is disabled
Low-power mode 2 (LPM2)
–
–
–
–
CPU is disabled
MCLK and FLL loop control and DCOCLK are disabled
DC generator of the DCO remains enabled
ACLK remains active
•
•
Low-power mode 3 (LPM3)
–
–
–
–
CPU is disabled
MCLK, FLL loop control, and DCOCLK are disabled
DC generator of the DCO is disabled
ACLK remains active
Low-power mode 4 (LPM4)
–
–
–
–
–
–
CPU is disabled
ACLK is disabled
MCLK, FLL loop control, and DCOCLK are disabled
DC generator of the DCO is disabled
Crystal oscillator is stopped
Complete data retention
•
Low-power mode 4.5 (LPM4.5)
–
–
–
Internal regulator disabled
No data retention
Wake-up input from RST/NMI, P1, and P2
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
47
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.3 Interrupt Vector Addresses
The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see 表
6-1). The vector contains the 16-bit address of the interrupt-handler instruction sequence.
表 6-1. Interrupt Sources, Flags, and Vectors
SYSTEM
INTERRUPT
WORD
ADDRESS
INTERRUPT SOURCE
INTERRUPT FLAG
PRIORITY
System Reset
Power up
External reset
(2)
WDTIFG, KEYV (SYSRSTIV)(1)
Reset
0FFFEh
63, highest
Watchdog time-out, password violation
Flash memory password violation
PMM password violation
System NMI
PMM
Vacant memory access
JTAG mailbox
SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG,
VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG,
JMBOUTIFG (SYSSNIV)(1)
(Non)maskable
(Non)maskable
0FFFCh
0FFFAh
62
61
User NMI
NMI
Oscillator fault
NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV)(1)
(2)
Flash memory access violation
COMP_B
TB0
Comparator B interrupt flags (CBIV)(1) (3)
Maskable
Maskable
0FFF8h
0FFF6h
60
59
(3)
TB0CCR0 CCIFG0
TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6,
TB0IFG (TB0IV)(1) (3)
TB0
Maskable
0FFF4h
58
WDT_A interval timer mode
USCI_A0 receive or transmit
USCI_B0 receive or transmit
ADC10_A
WDTIFG
Maskable
Maskable
Maskable
Maskable
Maskable
0FFF2h
0FFF0h
0FFEEh
0FFECh
0FFEAh
57
56
55
54
53
UCA0RXIFG, UCA0TXIFG (UCA0IV)(1) (3)
UCB0RXIFG, UCB0TXIFG (UCB0IV)(1) (3)
ADC10IFG0(1) (3) (4)
TA0
TA0CCR0 CCIFG0(3)
TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4,
TA0IFG (TA0IV)(1) (3)
TA0
Maskable
0FFE8h
52
Reserved
DMA
Reserved
Maskable
Maskable
Maskable
0FFE6h
0FFE4h
0FFE2h
51
50
49
DMA0IFG, DMA1IFG, DMA2IFG (DMAIV)(1) (3)
TA1CCR0 CCIFG0(3)
TA1
TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2,
TA1IFG (TA1IV)(1) (3)
TA1
Maskable
0FFE0h
48
I/O port P1
USCI_A1 receive or transmit
USCI_B1 receive or transmit
TA2
P1IFG.0 to P1IFG.7 (P1IV)(1) (3)
UCA1RXIFG, UCA1TXIFG (UCA1IV)(1) (3)
UCB1RXIFG, UCB1TXIFG (UCB1IV)(1) (3)
TA2CCR0 CCIFG0(3)
Maskable
Maskable
Maskable
Maskable
0FFDEh
0FFDCh
0FFDAh
0FFD8h
47
46
45
44
TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2,
TA2IFG (TA2IV)(1) (3)
TA2
Maskable
Maskable
Maskable
0FFD6h
0FFD4h
0FFD2h
43
42
41
I/O port P2
RTC_A
P2IFG.0 to P2IFG.7 (P2IV)(1) (3)
RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG,
RT1PSIFG (RTCIV)(1) (3)
0FFD0h
⋮
40
Reserved
Reserved(5)
⋮
0FF80h
0, lowest
(1) Multiple source flags
(2) A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.
(Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable bit cannot disable it.
(3) Interrupt flags are in the module.
(4) Only on devices with ADC, otherwise reserved.
(5) Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain
compatibility with other devices, TI recommends reserving these locations.
48
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.4 Memory Organization
表 6-2 summarizes the memory map of all device variants.
表 6-2. Memory Organization(1)
MSP430F5247,
MSP430F5242,
MSP430F5237,
MSP430F5232
MSP430F5249,
MSP430F5244,
MSP430F5239,
MSP430F5234
Memory (flash)
Main: interrupt vector
64KB
00FFFFh to 00FF80h
128KB
00FFFFh to 00FF80h
Total Size
Bank D
Bank C
Bank B
Bank A
Sector 3
Sector 2
Sector 1
Sector 0
A
32KB
0243FFh to 01C400h
N/A
N/A
32KB
01C3FFh to 014400h
Main: code memory
32KB
0143FFh to 00C400h
32KB
0143FFh to 00C400h
32KB
00C3FFh to 004400h
32KB
00C3FFh to 004400h
2KB
2KB
0043FFh to 003C00h
0043FFh to 003C00h
2KB
2KB
003BFFh to 003400h
003BFFh to 003400h
RAM
2KB
2KB
0033FFh to 002C00h
0033FFh to 002C00h
2KB
2KB
002BFFh to 002400h
002BFFh to 002400h
128 B
001BFFh to 001B80h
128 B
001BFFh to 001B80h
128 B
001B7Fh to 001B00h
128 B
001B7Fh to 001B00h
B
TI factory memory (ROM)
128 B
001AFFh to 001A80h
128 B
001AFFh to 001A80h
C
128 B
001A7Fh to 001A00h
128 B
001A7Fh to 001A00h
D
128 B
0019FFh to 001980h
128 B
0019FFh to 001980h
Info A
Info B
Info C
Info D
BSL 3
BSL 2
BSL 1
BSL 0
Size
128 B
00197Fh to 001900h
128 B
00197Fh to 001900h
Information memory (flash)
128 B
0018FFh to 001880h
128 B
0018FFh to 001880h
128 B
00187Fh to 001800h
128 B
00187Fh to 001800h
512 B
0017FFh to 001600h
512 B
0017FFh to 001600h
512 B
0015FFh to 001400h
512 B
0015FFh to 001400h
Bootloader (BSL) memory
(flash)
512 B
0013FFh to 001200h
512 B
0013FFh to 001200h
512 B
0011FFh to 001000h
512 B
0011FFh to 001000h
4KB
000FFFh to 0h
4KB
000FFFh to 0h
Peripherals
(1) N/A = Not available
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
49
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.5 Bootloader (BSL)
The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the
device memory by the BSL is protected by an user-defined password. The BSL requires a specific entry
sequence on the RSTDVCC/SBWTDIO and TEST/SBWTCK pins. 表 6-3 lists the required pins and their
functions. For details on interfacing to development tools and device programmers, see the MSP430
Hardware Tools User's Guide. For a complete description of the features of the BSL and its
implementation, see the MSP430 Flash Device Bootloader (BSL) User's Guide.
注
Devices from TI come factory programmed with the timer based UART BSL only. If the USCI
based BSL is preferred, it is also available, but must be programmed by the user.
表 6-3. BSL Pin Requirements and Functions
DEVICE SIGNAL
RSTDVCC/SBWTDIO
TEST/SBWTCK
P1.1
BSL FUNCTION
External reset
Enable BSL
Data transmit
P1.2
Data receive
DVCC, AVCC
DVSS
Device power supply
Ground supply
6.6 JTAG Operation
6.6.1 JTAG Standard Interface
The MSP430 family supports the standard JTAG interface which requires four signals for sending and
receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to
enable the JTAG signals. In addition to these signals, the SBWTDIO is required to interface with MSP430
development tools and device programmers. 表 6-4 lists the JTAG pin requirements. For details on
interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.
For a complete description of the features of the JTAG interface and its implementation, see MSP430
Programming With the JTAG Interface.
表 6-4. JTAG Pin Requirements and Functions
DEVICE SIGNAL
PJ.3/TCK
DIRECTION
FUNCTION
JTAG clock input
IN
IN
PJ.2/TMS
JTAG state control
JTAG data input, TCLK input
JTAG data output
Enable JTAG pins
External reset
PJ.1/TDI/TCLK
PJ.0/TDO
IN
OUT
IN
TEST/SBWTCK
RSTDVCC/SBWTDIO
DVCC, AVCC
DVSS
IN
Device power supply
Ground supply
50
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.6.2 Spy-Bi-Wire Interface
In addition to the standard JTAG interface, the MSP430 family supports the two-wire Spy-Bi-Wire
interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers.
表 6-5 lists the Spy-Bi-Wire interface pin requirements. For details on interfacing to development tools and
device programmers, see the MSP430 Hardware Tools User's Guide). For a complete description of the
features of the JTAG interface and its implementation, see MSP430 Programming With the JTAG
Interface.
表 6-5. Spy-Bi-Wire Pin Requirements and Functions
DEVICE SIGNAL
TEST/SBWTCK
SBWTDIO
DIRECTION
IN
FUNCTION
Spy-Bi-Wire clock input
Spy-Bi-Wire data input/output
Device power supply
Ground supply
IN, OUT
DVCC, AVCC
DVSS
6.7 Flash Memory (Link to User's Guide)
The flash memory can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by
the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory.
Features of the flash memory include:
•
Flash memory has n segments of main memory and four segments of information memory (A to D) of
128 bytes each. Each segment in main memory is 512 bytes in size.
•
•
•
Segments 0 to n may be erased in one step, or each segment may be individually erased.
Segments A to D can be erased individually. Segments A to D are also called information memory.
Segment A can be locked separately.
6.8 RAM (Link to User's Guide)
The RAM is made up of n sectors. Each sector can be completely powered down to save leakage;
however, all data is lost. Features of the RAM include:
•
•
•
RAM memory has n sectors. The size of a sector can be found in 节 6.4.
Each sector 0 to n can be complete disabled; however, data retention is lost.
Each sector 0 to n automatically enters low-power retention mode when possible.
6.9 Peripherals
Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be
managed using all instructions. For complete module descriptions, see the MSP430F5xx and
MSP430F6xx Family User's Guide.
6.9.1 Digital I/O (Link to User's Guide)
•
•
•
•
•
•
•
All individual I/O bits are independently programmable.
Any combination of input, output, and interrupt conditions is possible.
Pullup or pulldown on all ports is programmable.
Drive strength on all ports is programmable.
All bits of ports P1 and P2 support edge-selectable interrupt and LPM4.5 wake-up input.
All instructions support read and write access to port-control registers.
Ports can be accessed byte-wise or word-wise in pairs.
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
51
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.2 Port Mapping Controller (Link to User's Guide)
The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port P4
(see 表 6-6).
表 6-6. Port Mapping Mnemonics and Functions
VALUE
PxMAPy MNEMONIC
PM_NONE
INPUT PIN FUNCTION
None
OUTPUT PIN FUNCTION
DVSS
0
PM_CBOUT0
–
COMP_B output
1
2
3
PM_TB0CLK
TB0 clock input
–
PM_ADC10CLK
PM_DMAE0
–
ADC10CLK
DMAE0 input
–
PM_SVMOUT
PM_TB0OUTH
PM_TB0CCR0A
PM_TB0CCR1A
PM_TB0CCR2A
PM_TB0CCR3A
PM_TB0CCR4A
PM_TB0CCR5A
PM_TB0CCR6A
PM_UCA1RXD
PM_UCA1SOMI
PM_UCA1TXD
PM_UCA1SIMO
PM_UCA1CLK
PM_UCB1STE
PM_UCB1SOMI
PM_UCB1SCL
PM_UCB1SIMO
PM_UCB1SDA
PM_UCB1CLK
PM_UCA1STE
PM_CBOUT1
–
SVM output
TB0 high impedance input TB0OUTH
TB0 CCR0 capture input CCI0A
TB0 CCR1 capture input CCI1A
TB0 CCR2 capture input CCI2A
TB0 CCR3 capture input CCI3A
TB0 CCR4 capture input CCI4A
TB0 CCR5 capture input CCI5A
TB0 CCR6 capture input CCI6A
–
4
5
TB0 CCR0 compare output Out0
TB0 CCR1 compare output Out1
TB0 CCR2 compare output Out2
TB0 CCR3 compare output Out3
TB0 CCR4 compare output Out4
TB0 CCR5 compare output Out5
TB0 CCR6 compare output Out6
6
7
8
9
10
USCI_A1 UART RXD (Direction controlled by USCI – input)
USCI_A1 SPI slave out master in (direction controlled by USCI)
USCI_A1 UART TXD (Direction controlled by USCI – output)
USCI_A1 SPI slave in master out (direction controlled by USCI)
USCI_A1 clock input/output (direction controlled by USCI)
USCI_B1 SPI slave transmit enable (direction controlled by USCI)
USCI_B1 SPI slave out master in (direction controlled by USCI)
USCI_B1 I2C clock (open drain and direction controlled by USCI)
USCI_B1 SPI slave in master out (direction controlled by USCI)
USCI_B1 I2C data (open drain and direction controlled by USCI)
USCI_B1 clock input/output (direction controlled by USCI)
USCI_A1 SPI slave transmit enable (direction controlled by USCI)
11
12
13
14
15
16
17
18
19
None
None
None
COMP_B output
MCLK
PM_MCLK
PM_RTCCLK
RTCCLK output
PM_UCA0RXD
PM_UCA0SOMI
PM_UCA0TXD
PM_UCA0SIMO
PM_UCA0CLK
PM_UCB0STE
PM_UCB0SOMI
PM_UCB0SCL
PM_UCB0SIMO
PM_UCB0SDA
PM_UCB0CLK
PM_UCA0STE
Reserved
USCI_A0 UART RXD (Direction controlled by USCI – input)
USCI_A0 SPI slave out master in (direction controlled by USCI)
USCI_A0 UART TXD (Direction controlled by USCI – output)
USCI_A0 SPI slave in master out (direction controlled by USCI)
USCI_A0 clock input/output (direction controlled by USCI)
USCI_B0 SPI slave transmit enable (direction controlled by USCI)
USCI_B0 SPI slave out master in (direction controlled by USCI)
USCI_B0 I2C clock (open drain and direction controlled by USCI)
USCI_B0 SPI slave in master out (direction controlled by USCI)
USCI_B0 I2C data (open drain and direction controlled by USCI)
USCI_B0 clock input/output (direction controlled by USCI)
USCI_A0 SPI slave transmit enable (direction controlled by USCI)
20
21
22
23
24
25
26–30
None
DVSS
52
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-6. Port Mapping Mnemonics and Functions (continued)
VALUE
PxMAPy MNEMONIC
INPUT PIN FUNCTION
OUTPUT PIN FUNCTION
Disables the output driver and the input Schmitt-trigger to prevent parasitic
cross currents when applying analog signals.
31 (0FFh)(1)
PM_ANALOG
(1) The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide, and the upper bits are
ignored, which results in a read value of 31.
表 6-7 lists the default settings for all pins that support port mapping.
表 6-7. Default Mapping
PIN
PxMAPy MNEMONIC
INPUT PIN FUNCTION
OUTPUT PIN FUNCTION
USCI_B1 SPI slave transmit enable (direction controlled by USCI)
USCI_A1 clock input/output (direction controlled by USCI)
P4.0/P4MAP0
PM_UCB1STE/PM_UCA1CLK
USCI_B1 SPI slave in master out (direction controlled by USCI)
USCI_B1 I2C data (open drain and direction controlled by USCI)
P4.1/P4MAP1
P4.2/P4MAP2
P4.3/P4MAP3
P4.4/P4MAP4
P4.5/P4MAP5
PM_UCB1SIMO/PM_UCB1SDA
PM_UCB1SOMI/PM_UCB1SCL
PM_UCB1CLK/PM_UCA1STE
PM_UCA1TXD/PM_UCA1SIMO
PM_UCA1RXD/PM_UCA1SOMI
USCI_B1 SPI slave out master in (direction controlled by USCI)
USCI_B1 I2C clock (open drain and direction controlled by USCI)
USCI_A1 SPI slave transmit enable (direction controlled by USCI)
USCI_B1 clock input/output (direction controlled by USCI)
USCI_A1 UART TXD (Direction controlled by USCI – output)
USCI_A1 SPI slave in master out (direction controlled by USCI)
USCI_A1 UART RXD (Direction controlled by USCI – input)
USCI_A1 SPI slave out master in (direction controlled by USCI)
P4.6/P4MAP6
P4.7/P4MAP7(1)
PM_NONE
PM_NONE
None
None
DVSS
DVSS
(1) Not available on all devices
6.9.3 Oscillator and System Clock (Link to User's Guide)
The clock system in the MSP430F524x and MSP430F523x family of devices is supported by the Unified
Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode
only; XT1 HF mode is not supported), an internal very low-power low-frequency oscillator (VLO), an
internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator
(DCO), and a high-frequency crystal oscillator (XT2). The UCS module is designed to meet the
requirements of both low system cost and low power consumption. The UCS module features digital
frequency-locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO
frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO
provides a fast turnon clock source and stabilizes in 3.5 µs (typical). The UCS module provides the
following clock signals:
•
Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1), a high-frequency crystal (XT2), the
internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal
DCO.
•
•
•
Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made
available to ACLK.
Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be
sourced by same sources made available to ACLK.
ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
53
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.4 Power-Management Module (PMM) (Link to User's Guide)
The PMM includes an integrated voltage regulator that supplies the core voltage to the device and
contains programmable output levels to provide for power optimization. The PMM also includes supply
voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection.
The brownout circuit is implemented to provide the proper internal reset signal to the device during power-
on and power-off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable
level and supports both supply voltage supervision (the device is automatically reset) and supply voltage
monitoring (SVM) (the device is not automatically reset). SVS and SVM circuitry is available on the
primary supply and core supply.
6.9.5 Hardware Multiplier (MPY) (Link to User's Guide)
The multiplication operation is supported by a dedicated peripheral module. The module performs
operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication
as well as signed and unsigned multiply-and-accumulate operations.
6.9.6 Real-Time Clock (RTC_A) (Link to User's Guide)
The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated
real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit
timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by
software. Calendar mode integrates an internal calendar which compensates for months with less than
31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-
calibration hardware.
6.9.7 Watchdog Timer (WDT_A) (Link to User's Guide)
The primary function of the WDT_A module is to perform a controlled system restart after a software
problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function
is not needed in an application, the module can be configured as an interval timer and can generate
interrupts at selected time intervals.
54
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.8 System (SYS) Module (Link to User's Guide)
The SYS module handles many of the system functions within the device. These include power-on reset
(POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector
generators, bootloader entry mechanisms, and configuration management (device descriptors). It also
includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the
application. 表 6-8 lists the SYS module interrupt vector registers.
表 6-8. System Module Interrupt Vector Registers
INTERRUPT VECTOR REGISTER
ADDRESS
INTERRUPT EVENT
No interrupt pending
Brownout (BOR)
RST/NMI (BOR)
PMMSWBOR (BOR)
Wakeup from LPMx.5
Security violation (BOR)
SVSL (POR)
VALUE
00h
PRIORITY
02h
Highest
04h
06h
08h
0Ah
0Ch
SVSH (POR)
0Eh
SVML_OVP (POR)
SVMH_OVP (POR)
PMMSWPOR (POR)
WDT time-out (PUC)
WDT password violation (PUC)
KEYV flash password violation (PUC)
Reserved
10h
SYSRSTIV, System Reset
019Eh
12h
14h
16h
18h
1Ah
1Ch
Peripheral area fetch (PUC)
PMM password violation (PUC)
Reserved
1Eh
20h
22h to 3Eh
00h
Lowest
Highest
No interrupt pending
SVMLIFG
02h
SVMHIFG
04h
SVSMLDLYIFG
SVSMHDLYIFG
VMAIFG
06h
08h
SYSSNIV, System NMI
019Ch
0Ah
JMBINIFG
0Ch
JMBOUTIFG
0Eh
SVMLVLRIFG
10h
SVMHVLRIFG
12h
Reserved
14h to 1Eh
00h
Lowest
Highest
No interrupt pending
NMIIFG
02h
OFIFG
04h
SYSUNIV, User NMI
019Ah
ACCVIFG
06h
Reserved
08h
Reserved
0Ah to 1Eh
Lowest
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
55
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.9 DMA Controller (Link to User's Guide)
The DMA controller allows movement of data from one memory address to another without CPU
intervention. For example, the DMA controller can move data from the ADC10_A conversion memory to
RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller
reduces system power consumption by allowing the CPU to remain in sleep mode, without having to
awaken to move data to or from a peripheral. 表 6-9 lists the sources that can trigger the DMA.
表 6-9. DMA Trigger Assignments(1)
CHANNEL
TRIGGER
0
1
2
0
DMAREQ
DMAREQ
DMAREQ
1
TA0CCR0 CCIFG
TA0CCR2 CCIFG
TA1CCR0 CCIFG
TA1CCR2 CCIFG
TA2CCR0 CCIFG
TA2CCR2 CCIFG
TB0CCR0 CCIFG
TB0CCR2 CCIFG
Reserved
TA0CCR0 CCIFG
TA0CCR2 CCIFG
TA1CCR0 CCIFG
TA1CCR2 CCIFG
TA2CCR0 CCIFG
TA2CCR2 CCIFG
TB0CCR0 CCIFG
TB0CCR2 CCIFG
Reserved
TA0CCR0 CCIFG
TA0CCR2 CCIFG
TA1CCR0 CCIFG
TA1CCR2 CCIFG
TA2CCR0 CCIFG
TA2CCR2 CCIFG
TB0CCR0 CCIFG
TB0CCR2 CCIFG
Reserved
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
UCA0RXIFG
UCA0TXIFG
UCB0RXIFG
UCB0TXIFG
UCA1RXIFG
UCA1TXIFG
UCB1RXIFG
UCB1TXIFG
ADC10IFG0(2)
Reserved
UCA0RXIFG
UCA0TXIFG
UCB0RXIFG
UCB0TXIFG
UCA1RXIFG
UCA1TXIFG
UCB1RXIFG
UCB1TXIFG
ADC10IFG0(2)
Reserved
UCA0RXIFG
UCA0TXIFG
UCB0RXIFG
UCB0TXIFG
UCA1RXIFG
UCA1TXIFG
UCB1RXIFG
UCB1TXIFG
ADC10IFG0(2)
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
MPY ready
MPY ready
MPY ready
DMA2IFG
DMA0IFG
DMA1IFG
DMAE0
DMAE0
DMAE0
(1) If a reserved trigger source is selected, no trigger is generated.
(2) Only on devices with ADC. Reserved on devices without ADC.
56
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.10 Universal Serial Communication Interface (USCI) (Links to User's Guide: UART
Mode, SPI Mode, I2C Mode)
The USCI modules are used for serial data communication. The USCI module supports synchronous
communication protocols such as SPI (3- or 4-pin) and I2C, and asynchronous communication protocols
such as UART, enhanced UART with automatic baud-rate detection, and IrDA. Each USCI module
contains two portions, A and B.
The USCI_An module provides support for SPI (3- or 4-pin), UART, enhanced UART, or IrDA.
The USCI_Bn module provides support for SPI (3- or 4-pin) or I2C.
The MSP430F524x and MSP430F523x series include two complete USCI modules (n = 0, 1).
6.9.11 TA0 (Link to User's Guide)
TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. TA0 can support multiple
captures and compares, PWM outputs, and interval timing (see 表 6-10). TA0 also has extensive interrupt
capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the
capture/compare registers.
表 6-10. TA0 Signal Connections
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RGC, ZQE
RGZ
RGC, ZQE
RGZ
18, H2-P1.0
13-P1.0
TA0CLK
TACLK
ACLK
(internal)
ACLK
Timer
CCR0
CCR1
NA
TA0
TA1
NA
SMCLK
(internal)
SMCLK
18, H2-P1.0
19, H3-P1.1
13-P1.0
14-P1.1
TA0CLK
TA0.0
DVSS
TACLK
CCI0A
CCI0B
GND
19, H3-P1.1
20, J3-P1.2
14-P1.1
15-P1.2
TA0.0
TA0.1
DVSS
DVCC
VCC
20, J3-P1.2
21, G4-P1.3
15-P1.2
16-P1.3
TA0.1
CCI1A
ADC10 (internal) ADC10 (internal)
ADC10SHSx =
{1}
CBOUT
(internal)
CCI1B
ADC10SHSx =
{1}
DVSS
DVCC
TA0.2
GND
VCC
CCI2A
21, G4-P1.3
16-P1.3
ACLK
(internal)
CCI2B
CCR2
TA2
TA0.2
DVSS
DVCC
TA0.3
DVSS
DVSS
DVCC
TA0.4
DVSS
DVSS
DVCC
GND
VCC
22, H4-P1.4
23, J4-P1.5
17-P1.4
18-P1.5
CCI3A
CCI3B
GND
VCC
22, H4-P1.4
23, J4-P1.5
17-P1.4
18-P1.5
CCR3
CCR4
TA3
TA4
TA0.3
TA0.4
CCI4A
CCI4B
GND
VCC
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
57
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.12 TA1 (Link to User's Guide)
TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA1 can support
multiple captures and compares, PWM outputs, and interval timing (see 表 6-11). TA1 also has extensive
interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each
of the capture/compare registers.
表 6-11. TA1 Signal Connections
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RGC, ZQE
RGZ
RGC, ZQE
RGZ
24, G5-P1.6
19-P1.6
TA1CLK
TACLK
ACLK
(internal)
ACLK
Timer
NA
NA
SMCLK
(internal)
SMCLK
24, G5-P1.6
25, H5-P1.7
19-P1.6
20-P1.7
TA1CLK
TA1.0
DVSS
TACLK
CCI0A
CCI0B
GND
25, H5-P1.7
26, J5-P2.0
20-P1.7
CCR0
CCR1
TA0
TA1
TA1.0
TA1.1
DVSS
DVCC
VCC
26, J5-P2.0
27, G6-P2.1
TA1.1
CCI1A
CBOUT
(internal)
CCI1B
DVSS
DVCC
TA1.2
GND
VCC
CCI2A
27, G6-P2.1
ACLK
(internal)
CCI2B
CCR2
TA2
TA1.2
DVSS
DVCC
GND
VCC
58
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.13 TA2 (Link to User's Guide)
TA2 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA2 can support
multiple captures and compares, PWM outputs, and interval timing (see 表 6-12). TA2 also has extensive
interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each
of the capture/compare registers.
表 6-12. TA2 Signal Connections
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RGC, ZQE
RGZ
RGC, ZQE
RGZ
28, J6-P2.2
TA2CLK
TACLK
ACLK
(internal)
ACLK
Timer
NA
NA
SMCLK
(internal)
SMCLK
28, J6-P2.2
29, H6-P2.3
TA2CLK
TA2.0
DVSS
TACLK
CCI0A
CCI0B
GND
29, H6-P2.3
30, J7-P2.4
CCR0
CCR1
TA0
TA1
TA2.0
TA2.1
DVSS
DVCC
VCC
30, J7-P2.4
31, J8-P2.5
TA2.1
CCI1A
CBOUT
(internal)
CCI1B
DVSS
DVCC
TA2.2
GND
VCC
CCI2A
31, J8-P2.5
ACLK
(internal)
CCI2B
CCR2
TA2
TA2.2
DVSS
DVCC
GND
VCC
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
59
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.14 TB0 (Link to User's Guide)
TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. TB0 can support
multiple captures and compares, PWM outputs, and interval timing (see 表 6-13). TB0 also has extensive
interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each
of the capture/compare registers.
表 6-13. TB0 Signal Connections
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RGC, ZQE
RGZ
RGC, ZQE
RGZ
(1)
(1)
TB0CLK
TBCLK
ACLK
(internal)
ACLK
Timer
CCR0
NA
NA
SMCLK
(internal)
SMCLK
TBCLK
CCI0A
(1)
(1)
(1)
TB0CLK
49, B8(9)-
P7.0(1)
(1)
TB0.0
49, B8(9)-P7.0(1)
ADC10 (internal) ADC10 (internal)
49, B8(9)-
P7.0(1)
(1)
TB0.0
CCI0B
ADC10SHSx =
{2}
ADC10SHSx =
{2}
TB0
TB0.0
DVSS
DVCC
GND
VCC
50, A9-
P7.1(1)
50, A9-P7.1(1)
(1)
(1)
TB0.1
CCI1A
ADC10 (internal) ADC10 (internal)
CBOUT
(internal)
CCI1B
ADC10SHSx =
{3}
ADC10SHSx =
{3}
CCR1
TB1
TB0.1
DVSS
DVCC
GND
VCC
51, B7-
P7.2(1)
(1)
(1)
(1)
(1)
(1)
(1)
TB0.2
TB0.2
CCI2A
CCI2B
51, B7-P7.2(1)
52, A8-P7.3(1)
53, A7-P7.4(1)
54, A6-P7.5(1)
51, B7-
P7.2(1)
CCR2
CCR3
CCR4
CCR5
TB2
TB3
TB4
TB5
TB0.2
TB0.3
TB0.4
TB0.5
DVSS
DVCC
GND
VCC
52, A8-
P7.3(1)
(1)
(1)
TB0.3
TB0.3
CCI3A
CCI3B
52, A8-
P7.3(1)
DVSS
DVCC
GND
VCC
53, A7-
P7.4(1)
(1)
(1)
TB0.4
TB0.4
CCI4A
CCI4B
53, A7-
P7.4(1)
DVSS
DVCC
GND
VCC
54, A6-
P7.5(1)
(1)
(1)
TB0.5
TB0.5
CCI5A
CCI5B
54, A6-
P7.5(1)
DVSS
DVCC
GND
VCC
(1) Timer functions are available through the port mapping controller.
60 Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-13. TB0 Signal Connections (continued)
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RGC, ZQE
RGZ
RGC, ZQE
RGZ
(1)
(1)
(1)
(1)
TB0.6
CCI6A
ACLK
(internal)
CCI6B
CCR6
TB6
TB0.6
DVSS
DVCC
GND
VCC
6.9.15 Comparator_B (Link to User's Guide)
The primary function of the Comparator_B module is to support precision slope analog-to-digital
conversions, battery voltage supervision, and monitoring of external analog signals.
6.9.16 ADC10_A (Link to User's Guide)
The ADC10_A module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit
SAR core, sample select control, reference generator, and a conversion result buffer. A window
comparator with lower and upper limits allows CPU-independent result monitoring with three window
comparator interrupt flags.
6.9.17 CRC16 (Link to User's Guide)
The CRC16 module produces a signature based on a sequence of entered data values and can be used
for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.
6.9.18 Reference (REF) Module Voltage Reference (Link to User's Guide)
The REF generates all of the critical reference voltages that can be used by the various analog
peripherals in the device.
6.9.19 Embedded Emulation Module (EEM) (S Version) (Link to User's Guide)
The EEM supports real-time in-system debugging. The S version of the EEM has the following features:
•
•
•
•
•
Three hardware triggers or breakpoints on memory access
One hardware trigger or breakpoint on CPU register write access
Up to four hardware triggers can be combined to form complex triggers or breakpoints
One cycle counter
Clock control on module level
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
61
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.9.20 Peripheral File Map
表 6-14 lists the register base address and offset range for all peripherals.
表 6-14. Peripherals
OFFSET ADDRESS
RANGE
MODULE NAME
BASE ADDRESS
Special Functions (see 表 6-15)
PMM (see 表 6-16)
0100h
0120h
0140h
0150h
0158h
015Ch
0160h
0180h
01B0h
01C0h
01E0h
0200h
0220h
0240h
0260h
0320h
0340h
0380h
03C0h
0400h
04A0h
04C0h
0500h
0510h
0520h
0530h
05C0h
05E0h
0600h
0620h
0740h
08C0h
000h to 01Fh
000h to 010h
000h to 00Fh
000h to 007h
000h to 001h
000h to 001h
000h to 01Fh
000h to 01Fh
000h to 001h
000h to 002h
000h to 007h
000h to 01Fh
000h to 00Bh
000h to 00Bh
000h to 00Bh
000h to 01Fh
000h to 02Eh
000h to 02Eh
000h to 02Eh
000h to 02Eh
000h to 01Bh
000h to 02Fh
000h to 00Fh
000h to 00Ah
000h to 00Ah
000h to 00Ah
000h to 01Fh
000h to 01Fh
000h to 01Fh
000h to 01Fh
000h to 01Fh
000h to 00Fh
Flash Control (see 表 6-17)
CRC16 (see 表 6-18)
RAM Control (see 表 6-19)
Watchdog (see 表 6-20)
UCS (see 表 6-21)
SYS (see 表 6-22)
Shared Reference (see 表 6-23)
Port Mapping Control (see 表 6-24)
Port Mapping Port P4 (see 表 6-24)
Port P1, P2 (see 表 6-25)
Port P3, P4 (see 表 6-26)
Port P5, P6 (see 表 6-27)
Port P7 (see 表 6-28)
Port PJ (see 表 6-29)
TA0 (see 表 6-30)
TA1 (see 表 6-31)
TB0 (see 表 6-32)
TA2 (see 表 6-33)
Real-Time Clock (RTC_A) (see 表 6-34)
32-Bit Hardware Multiplier (see 表 6-35)
DMA General Control (see 表 6-36)
DMA Channel 0 (see 表 6-36)
DMA Channel 1 (see 表 6-36)
DMA Channel 2 (see 表 6-36)
USCI_A0 (see 表 6-37)
USCI_B0 (see 表 6-38)
USCI_A1 (see 表 6-39)
USCI_B1 (see 表 6-40)
ADC10_A (see 表 6-41)
Comparator_B (see 表 6-42)
62
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-15. Special Function Registers (Base Address: 0100h)
REGISTER DESCRIPTION
REGISTER
SFRIE1
OFFSET
SFR interrupt enable
SFR interrupt flag
00h
02h
04h
SFRIFG1
SFR reset pin control
SFRRPCR
表 6-16. PMM Registers (Base Address: 0120h)
REGISTER DESCRIPTION
REGISTER
OFFSET
PMM control 0
PMMCTL0
PMMCTL1
SVSMHCTL
SVSMLCTL
PMMIFG
00h
02h
04h
06h
0Ch
0Eh
10h
PMM control 1
SVS high side control
SVS low side control
PMM interrupt flags
PMM interrupt enable
PMM power mode 5 control
PMMIE
PM5CTL0
表 6-17. Flash Control Registers (Base Address: 0140h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Flash control 1
Flash control 3
Flash control 4
FCTL1
FCTL3
FCTL4
00h
04h
06h
表 6-18. CRC16 Registers (Base Address: 0150h)
REGISTER DESCRIPTION
REGISTER
CRC16DI
OFFSET
CRC data input
00h
02h
04h
06h
CRC data input reverse byte
CRC initialization and result
CRC result reverse byte
CRCDIRB
CRCINIRES
CRCRESR
表 6-19. RAM Control Registers (Base Address: 0158h)
REGISTER DESCRIPTION
REGISTER
RCCTL0
OFFSET
OFFSET
RAM control 0
00h
00h
表 6-20. Watchdog Registers (Base Address: 015Ch)
REGISTER DESCRIPTION
REGISTER
WDTCTL
Watchdog timer control
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
63
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-21. UCS Registers (Base Address: 0160h)
REGISTER DESCRIPTION
REGISTER
UCSCTL0
OFFSET
UCS control 0
UCS control 1
UCS control 2
UCS control 3
UCS control 4
UCS control 5
UCS control 6
UCS control 7
UCS control 8
UCS control 9
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
UCSCTL1
UCSCTL2
UCSCTL3
UCSCTL4
UCSCTL5
UCSCTL6
UCSCTL7
UCSCTL8
UCSCTL9
表 6-22. SYS Registers (Base Address: 0180h)
REGISTER DESCRIPTION
REGISTER
OFFSET
System control
SYSCTL
00h
02h
06h
08h
0Ah
0Ch
0Eh
1Ah
1Ch
1Eh
Bootloader configuration area
JTAG mailbox control
JTAG mailbox input 0
JTAG mailbox input 1
JTAG mailbox output 0
JTAG mailbox output 1
User NMI vector generator
System NMI vector generator
Reset vector generator
SYSBSLC
SYSJMBC
SYSJMBI0
SYSJMBI1
SYSJMBO0
SYSJMBO1
SYSUNIV
SYSSNIV
SYSRSTIV
表 6-23. Shared Reference Registers (Base Address: 01B0h)
REGISTER DESCRIPTION
REGISTER
REFCTL
OFFSET
OFFSET
Shared reference control
00h
表 6-24. Port Mapping Registers
(Base Address of Port Mapping Control: 01C0h, Port P4: 01E0h)
REGISTER DESCRIPTION
REGISTER
PMAPKEYID
Port mapping key/ID
Port mapping control
Port P4.0 mapping
Port P4.1 mapping
Port P4.2 mapping
Port P4.3 mapping
Port P4.4 mapping
Port P4.5 mapping
Port P4.6 mapping
Port P4.7 mapping
00h
02h
00h
01h
02h
03h
04h
05h
06h
07h
PMAPCTL
P4MAP0
P4MAP1
P4MAP2
P4MAP3
P4MAP4
P4MAP5
P4MAP6
P4MAP7
64
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-25. Port P1, P2 Registers (Base Address: 0200h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port P1 input
P1IN
00h
02h
04h
06h
08h
0Ah
0Eh
18h
1Ah
1Ch
01h
03h
05h
07h
09h
0Bh
1Eh
19h
1Bh
1Dh
Port P1 output
P1OUT
P1DIR
P1REN
P1DS
P1SEL
P1IV
Port P1 direction
Port P1 resistor enable
Port P1 drive strength
Port P1 selection
Port P1 interrupt vector word
Port P1 interrupt edge select
Port P1 interrupt enable
Port P1 interrupt flag
Port P2 input
P1IES
P1IE
P1IFG
P2IN
Port P2 output
P2OUT
P2DIR
P2REN
P2DS
P2SEL
P2IV
Port P2 direction
Port P2 resistor enable
Port P2 drive strength
Port P2 selection
Port P2 interrupt vector word
Port P2 interrupt edge select
Port P2 interrupt enable
Port P2 interrupt flag
P2IES
P2IE
P2IFG
表 6-26. Port P3, P4 Registers (Base Address: 0220h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port P3 input
P3IN
00h
02h
04h
06h
08h
0Ah
01h
03h
05h
07h
09h
0Bh
Port P3 output
P3OUT
P3DIR
P3REN
P3DS
Port P3 direction
Port P3 resistor enable
Port P3 drive strength
Port P3 selection
Port P4 input
P3SEL
P4IN
Port P4 output
P4OUT
P4DIR
P4REN
P4DS
Port P4 direction
Port P4 resistor enable
Port P4 drive strength
Port P4 selection
P4SEL
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
65
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-27. Port P5, P6 Registers (Base Address: 0240h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port P5 input
P5IN
00h
02h
04h
06h
08h
0Ah
01h
03h
05h
07h
09h
0Bh
Port P5 output
P5OUT
P5DIR
P5REN
P5DS
Port P5 direction
Port P5 resistor enable
Port P5 drive strength
Port P5 selection
Port P6 input
P5SEL
P6IN
Port P6 output
P6OUT
P6DIR
P6REN
P6DS
Port P6 direction
Port P6 resistor enable
Port P6 drive strength
Port P6 selection
P6SEL
表 6-28. Port P7 Registers (Base Address: 0260h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port P7 input
P7IN
00h
02h
04h
06h
08h
0Ah
Port P7 output
P7OUT
P7DIR
P7REN
P7DS
Port P7 direction
Port P7 resistor enable
Port P7 drive strength
Port P7 selection
P7SEL
表 6-29. Port J Registers (Base Address: 0320h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port PJ input
PJIN
00h
02h
04h
06h
08h
Port PJ output
PJOUT
PJDIR
PJREN
PJDS
Port PJ direction
Port PJ resistor enable
Port PJ drive strength
表 6-30. TA0 Registers (Base Address: 0340h)
REGISTER DESCRIPTION
REGISTER
OFFSET
TA0 control
TA0CTL
00h
02h
04h
06h
08h
0Ah
10h
12h
14h
16h
18h
1Ah
20h
2Eh
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
Capture/compare control 3
Capture/compare control 4
TA0 counter
TA0CCTL0
TA0CCTL1
TA0CCTL2
TA0CCTL3
TA0CCTL4
TA0R
Capture/compare 0
Capture/compare 1
Capture/compare 2
Capture/compare 3
Capture/compare 4
TA0 expansion 0
TA0CCR0
TA0CCR1
TA0CCR2
TA0CCR3
TA0CCR4
TA0EX0
TA0 interrupt vector
TA0IV
66
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-31. TA1 Registers (Base Address: 0380h)
REGISTER DESCRIPTION
REGISTER
OFFSET
TA1 control
TA1CTL
00h
02h
04h
06h
10h
12h
14h
16h
20h
2Eh
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
TA1 counter
TA1CCTL0
TA1CCTL1
TA1CCTL2
TA1R
Capture/compare 0
Capture/compare 1
Capture/compare 2
TA1 expansion 0
TA1CCR0
TA1CCR1
TA1CCR2
TA1EX0
TA1 interrupt vector
TA1IV
表 6-32. TB0 Registers (Base Address: 03C0h)
REGISTER DESCRIPTION
REGISTER
OFFSET
TB0 control
TB0CTL
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h
16h
18h
1Ah
1Ch
1Eh
20h
2Eh
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
Capture/compare control 3
Capture/compare control 4
Capture/compare control 5
Capture/compare control 6
TB0 counter
TB0CCTL0
TB0CCTL1
TB0CCTL2
TB0CCTL3
TB0CCTL4
TB0CCTL5
TB0CCTL6
TB0R
Capture/compare 0
TB0CCR0
TB0CCR1
TB0CCR2
TB0CCR3
TB0CCR4
TB0CCR5
TB0CCR6
TB0EX0
Capture/compare 1
Capture/compare 2
Capture/compare 3
Capture/compare 4
Capture/compare 5
Capture/compare 6
TB0 expansion 0
TB0 interrupt vector
TB0IV
表 6-33. TA2 Registers (Base Address: 0400h)
REGISTER DESCRIPTION
REGISTER
OFFSET
TA2 control
TA2CTL
00h
02h
04h
06h
10h
12h
14h
16h
20h
2Eh
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
TA2 counter
TA2CCTL0
TA2CCTL1
TA2CCTL2
TA2R
Capture/compare 0
Capture/compare 1
Capture/compare 2
TA2 expansion 0
TA2CCR0
TA2CCR1
TA2CCR2
TA2EX0
TA2 interrupt vector
TA2IV
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
67
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-34. Real-Time Clock Registers (Base Address: 04A0h)
REGISTER DESCRIPTION
REGISTER
RTCCTL0
OFFSET
RTC control 0
00h
01h
02h
03h
08h
0Ah
0Ch
0Dh
0Eh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
RTC control 1
RTCCTL1
RTC control 2
RTCCTL2
RTC control 3
RTCCTL3
RTC prescaler 0 control
RTC prescaler 1 control
RTC prescaler 0
RTCPS0CTL
RTCPS1CTL
RTCPS0
RTC prescaler 1
RTCPS1
RTC interrupt vector word
RTC seconds/counter 1
RTC minutes/counter 2
RTC hours/counter 3
RTC day of week/counter 4
RTC days
RTCIV
RTCSEC/RTCNT1
RTCMIN/RTCNT2
RTCHOUR/RTCNT3
RTCDOW/RTCNT4
RTCDAY
RTC month
RTCMON
RTC year low
RTCYEARL
RTCYEARH
RTCAMIN
RTC year high
RTC alarm minutes
RTC alarm hours
RTC alarm day of week
RTC alarm days
RTCAHOUR
RTCADOW
RTCADAY
表 6-35. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)
REGISTER DESCRIPTION
REGISTER
OFFSET
16-bit operand 1 – multiply
MPY
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h
16h
18h
1Ah
1Ch
1Eh
20h
22h
24h
26h
28h
2Ah
2Ch
16-bit operand 1 – signed multiply
16-bit operand 1 – multiply accumulate
16-bit operand 1 – signed multiply accumulate
16-bit operand 2
MPYS
MAC
MACS
OP2
16 × 16 result low word
RESLO
RESHI
16 × 16 result high word
16 × 16 sum extension
SUMEXT
MPY32L
MPY32H
MPYS32L
MPYS32H
MAC32L
MAC32H
MACS32L
MACS32H
OP2L
32-bit operand 1 – multiply low word
32-bit operand 1 – multiply high word
32-bit operand 1 – signed multiply low word
32-bit operand 1 – signed multiply high word
32-bit operand 1 – multiply accumulate low word
32-bit operand 1 – multiply accumulate high word
32-bit operand 1 – signed multiply accumulate low word
32-bit operand 1 – signed multiply accumulate high word
32-bit operand 2 – low word
32-bit operand 2 – high word
OP2H
32 × 32 result 0 – least significant word
32 × 32 result 1
RES0
RES1
32 × 32 result 2
RES2
32 × 32 result 3 – most significant word
MPY32 control 0
RES3
MPY32CTL0
68
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-36. DMA Registers (Base Address DMA General Control: 0500h,
DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)
REGISTER DESCRIPTION
REGISTER
DMA0CTL
OFFSET
DMA channel 0 control
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Eh
DMA channel 0 source address low
DMA channel 0 source address high
DMA channel 0 destination address low
DMA channel 0 destination address high
DMA channel 0 transfer size
DMA0SAL
DMA0SAH
DMA0DAL
DMA0DAH
DMA0SZ
DMA channel 1 control
DMA1CTL
DMA1SAL
DMA1SAH
DMA1DAL
DMA1DAH
DMA1SZ
DMA channel 1 source address low
DMA channel 1 source address high
DMA channel 1 destination address low
DMA channel 1 destination address high
DMA channel 1 transfer size
DMA channel 2 control
DMA2CTL
DMA2SAL
DMA2SAH
DMA2DAL
DMA2DAH
DMA2SZ
DMA channel 2 source address low
DMA channel 2 source address high
DMA channel 2 destination address low
DMA channel 2 destination address high
DMA channel 2 transfer size
DMA module control 0
DMACTL0
DMACTL1
DMACTL2
DMACTL3
DMACTL4
DMAIV
DMA module control 1
DMA module control 2
DMA module control 3
DMA module control 4
DMA interrupt vector
表 6-37. USCI_A0 Registers (Base Address: 05C0h)
REGISTER DESCRIPTION
REGISTER
UCA0CTL1
OFFSET
USCI control 1
00h
01h
06h
07h
08h
0Ah
0Ch
0Eh
10h
12h
13h
1Ch
1Dh
1Eh
USCI control 0
UCA0CTL0
UCA0BR0
USCI baud rate 0
USCI baud rate 1
UCA0BR1
USCI modulation control
USCI status
UCA0MCTL
UCA0STAT
UCA0RXBUF
UCA0TXBUF
UCA0ABCTL
UCA0IRTCTL
UCA0IRRCTL
UCA0IE
USCI receive buffer
USCI transmit buffer
USCI LIN control
USCI IrDA transmit control
USCI IrDA receive control
USCI interrupt enable
USCI interrupt flags
USCI interrupt vector word
UCA0IFG
UCA0IV
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
69
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-38. USCI_B0 Registers (Base Address: 05E0h)
REGISTER DESCRIPTION
REGISTER
UCB0CTL1
OFFSET
USCI synchronous control 1
USCI synchronous control 0
USCI synchronous bit rate 0
USCI synchronous bit rate 1
USCI synchronous status
00h
01h
06h
07h
0Ah
0Ch
0Eh
10h
12h
1Ch
1Dh
1Eh
UCB0CTL0
UCB0BR0
UCB0BR1
UCB0STAT
UCB0RXBUF
UCB0TXBUF
UCB0I2COA
UCB0I2CSA
UCB0IE
USCI synchronous receive buffer
USCI synchronous transmit buffer
USCI I2C own address
USCI I2C slave address
USCI interrupt enable
USCI interrupt flags
UCB0IFG
USCI interrupt vector word
UCB0IV
表 6-39. USCI_A1 Registers (Base Address: 0600h)
REGISTER DESCRIPTION
REGISTER
UCA1CTL1
OFFSET
USCI control 1
00h
01h
06h
07h
08h
0Ah
0Ch
0Eh
10h
12h
13h
1Ch
1Dh
1Eh
USCI control 0
UCA1CTL0
UCA1BR0
USCI baud rate 0
USCI baud rate 1
UCA1BR1
USCI modulation control
USCI status
UCA1MCTL
UCA1STAT
UCA1RXBUF
UCA1TXBUF
UCA1ABCTL
UCA1IRTCTL
UCA1IRRCTL
UCA1IE
USCI receive buffer
USCI transmit buffer
USCI LIN control
USCI IrDA transmit control
USCI IrDA receive control
USCI interrupt enable
USCI interrupt flags
USCI interrupt vector word
UCA1IFG
UCA1IV
表 6-40. USCI_B1 Registers (Base Address: 0620h)
REGISTER DESCRIPTION
REGISTER
UCB1CTL1
OFFSET
USCI synchronous control 1
USCI synchronous control 0
USCI synchronous bit rate 0
USCI synchronous bit rate 1
USCI synchronous status
USCI synchronous receive buffer
USCI synchronous transmit buffer
USCI I2C own address
00h
01h
06h
07h
0Ah
0Ch
0Eh
10h
12h
1Ch
1Dh
1Eh
UCB1CTL0
UCB1BR0
UCB1BR1
UCB1STAT
UCB1RXBUF
UCB1TXBUF
UCB1I2COA
UCB1I2CSA
UCB1IE
USCI I2C slave address
USCI interrupt enable
USCI interrupt flags
UCB1IFG
USCI interrupt vector word
UCB1IV
70
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-41. ADC10_A Registers (Base Address: 0740h)
REGISTER DESCRIPTION
REGISTER
OFFSET
ADC10_A control 0
ADC10CTL0
ADC10CTL1
ADC10CTL2
ADC10LO
00h
02h
04h
06h
08h
0Ah
12h
1Ah
1Ch
1Eh
ADC10_A control 1
ADC10_A control 2
ADC10_A window comparator low threshold
ADC10_A window comparator high threshold
ADC10_A memory control 0
ADC10_A conversion memory
ADC10_A interrupt enable
ADC10_A interrupt flags
ADC10HI
ADC10MCTL0
ADC10MEM0
ADC10IE
ADC10IGH
ADC10IV
ADC10_A interrupt vector word
表 6-42. Comparator_B Registers (Base Address: 08C0h)
REGISTER DESCRIPTION
REGISTER
CBCTL0
OFFSET
Comp_B control 0
Comp_B control 1
Comp_B control 2
Comp_B control 3
Comp_B interrupt
00h
02h
04h
06h
0Ch
0Eh
CBCTL1
CBCTL2
CBCTL3
CBINT
Comp_B interrupt vector word
CBIV
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
71
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10 Input/Output Diagrams
6.10.1 Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
图 6-2 shows the port diagram. 表 6-43 summarizes the selection of the pin function.
Pad Logic
P1REN.x
DVSS
0
1
1
(P1.0 to P1.3) DVCC
(P1.4 to P1.7) DVIO
P1DIR.x
0
1
Direction
0: Input
1: Output
From module
P1OUT.x
0
1
From module
P1.0/TA0CLK/ACLK
P1.1/TA0.0
P1.2/TA0.1
P1.3/TA0.2
P1.4/TA0.3
P1DS.x
0: Low drive
1: High drive
P1SEL.x
P1IN.x
P1.5/TA0.4
P1.6/TA1CLK/CBOUT
P1.7/TA1.0
EN
D
To module
P1IRQ.x
P1IE.x
EN
Q
P1IFG.x
Set
P1SEL.x
P1IES.x
Interrupt
Edge
Select
图 6-2. Port P1 (P1.0 to P1.7) Diagram
72
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-43. Port P1 (P1.0 to P1.7) Pin Functions
CONTROL BITS OR SIGNALS
PIN NAME (P1.x)
x
FUNCTION
P1DIR.x
P1SEL.x
P1.0 (I/O)
TA0CLK
I: 0; O: 1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
P1.0/TA0CLK/ACLK
P1.1/TA0.0
0
0
ACLK
1
P1.1 (I/O)
TA0.CCI0A
TA0.0
I: 0; O: 1
1
2
3
4
5
6
7
0
1
P1.2 (I/O)
TA0.CCI1A
TA0.1
I: 0; O: 1
P1.2/TA0.1
0
1
P1.3 (I/O)
TA0.CCI2A
TA0.2
I: 0; O: 1
P1.3/TA0.2
0
1
P1.4 (I/O)
TA0.CCI3A
TA0.3
I: 0; O: 1
P1.4/TA0.3
0
1
P1.5 (I/O)
TA0.CCI4A
TA0.4
I: 0; O: 1
P1.5/TA0.4
0
1
P1.6 (I/O)
TA1CLK
I: 0; O: 1
P1.6/TA1CLK/CBOUT
P1.7/TA1.0
0
CBOUT comparator B
P1.7 (I/O)
TA1.CCI0A
TA1.0
1
I: 0; O: 1
0
1
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
73
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.2 Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
图 6-3 shows the port diagram. 表 6-44 summarizes the selection of the pin function.
Pad Logic
P2REN.x
DVSS
DVIO
0
1
1
P2DIR.x
0
1
Direction
0: Input
1: Output
From module
P2OUT.x
0
1
From module
P2.0/TA1.1
P2.1/TA1.2
P2.2/TA2CLK/SMCLK
P2.3/TA2.0
P2.4/TA2.1
P2DS.x
0: Low drive
1: High drive
P2SEL.x
P2IN.x
P2.5/TA2.2
P2.6/RTCCLK/DMAE0
P2.7/UB0STE/UCA0CLK
EN
D
To module
To module
P2IE.x
EN
Q
P2IFG.x
Set
P2SEL.x
P2IES.x
Interrupt
Edge
Select
图 6-3. Port P2 (P2.0 to P2.7) Diagram
74
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-44. Port P2 (P2.0 to P2.7) Pin Functions
CONTROL BITS OR SIGNALS(1)
PIN NAME (P2.x)
x
FUNCTION
P2DIR.x
P2SEL.x
P2.0 (I/O)
TA1.CCI1A
TA1.1
I: 0; O: 1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
P2.0/TA1.1(2)
0
0
1
P2.1 (I/O)
TA1.CCI2A
TA1.2
I: 0; O: 1
P2.1/TA1.2(2)
1
2
3
4
5
0
1
P2.2 (I/O)
TA2CLK
I: 0; O: 1
P2.2/TA2CLK/SMCLK(2)
P2.3/TA2.0(2)
0
SMCLK
1
P2.3 (I/O)
TA2.CCI0A
TA2.0
I: 0; O: 1
0
1
P2.4 (I/O)
TA2.CCI1A
TA2.1
I: 0; O: 1
P2.4/TA2.1(2)
0
1
P2.5 (I/O)
TA2.CCI2A
TA2.2
I: 0; O: 1
P2.5/TA2.2(2)
0
1
P2.6 (I/O)
DMAE0
I: 0; O: 1
P2.6/RTCCLK/DMAE0(2)
6
7
0
RTCCLK
P2.7 (I/O)
UCB0STE/UCA0CLK(3) (4)
1
I: 0; O: 1
X
P2.7/UCB0STE/UCA0CLK
(1) X = Don't care
(2) Not available on RGZ packages.
(3) The pin direction is controlled by the USCI module.
(4) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to
3-wire SPI mode if 4-wire SPI mode is selected.
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
75
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.3 Port P3 (P3.0 to P3.4) Input/Output With Schmitt Trigger
图 6-4 shows the port diagram. 表 6-45 summarizes the selection of the pin function.
Pad Logic
P3REN.x
DVSS
DVIO
0
1
1
P3DIR.x
0
1
Direction
0: Input
1: Output
From module
P3OUT.x
0
1
From module
P3.0/UCB0SIMO/UCB0SDA
P3.1/UCB0SOMI/UCB0SCL
P3.2/UCB0CLK/UCA0STE
P3.3/UCA0TXD/UCA0SIMO
P3.4/UCA0RXD/UCA0SOMI
P3DS.x
0: Low drive
1: High drive
P3SEL.x
P3IN.x
EN
D
To module
图 6-4. Port P3 (P3.0 to P3.4) Diagram
表 6-45. Port P3 (P3.0 to P3.4) Pin Functions
FUNCTION
CONTROL BITS OR SIGNALS(1)
PIN NAME (P3.x)
x
0
1
2
3
4
P3DIR.x
P3SEL.x
P3.0 (I/O)
UCB0SIMO/UCB0SDA(2) (3)
I: 0; O: 1
0
1
0
1
0
1
0
1
0
1
P3.0/UCB0SIMO/UCB0SDA
P3.1/UCB0SOMI/UCB0SCL
P3.2/UCB0CLK/UCA0STE
P3.3/UCA0TXD/UCA0SIMO
X
P3.1 (I/O)
I: 0; O: 1
UCB0SOMI/UCB0SCL(2) (3)
P3.2 (I/O)
UCB0CLK/UCA0STE(2) (4)
X
I: 0; O: 1
X
I: 0; O: 1
X
P3.3 (I/O)
UCA0TXD/UCA0SIMO(2)
P3.4 (I/O)
UCA0RXD/UCA0SOMI(2)
I: 0; O: 1
X
P3.4/UCA0RXD/UCA0SOMI
(1) X = Don't care
(2) The pin direction is controlled by the USCI module.
(3) If the I2C functionality is selected, the output drives only the logical 0 to VSS level.
(4) UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI_A0 is forced to
3-wire SPI mode if 4-wire SPI mode is selected.
76
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.4 Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
图 6-5 shows the port diagram. 表 6-46 summarizes the selection of the pin function.
Pad Logic
P4REN.x
DVSS
DVIO
0
1
1
P4DIR.x
0
1
Direction
0: Input
1: Output
from Port Mapping Control
P4OUT.x
0
1
from Port Mapping Control
P4.0/P4MAP0
P4.1/P4MAP1
P4.2/P4MAP2
P4.3/P4MAP3
P4.4/P4MAP4
P4.5/P4MAP5
P4.6/P4MAP6
P4.7/P4MAP7
P4DS.x
0: Low drive
1: High drive
P4SEL.x
P4IN.x
EN
D
to Port Mapping Control
图 6-5. Port P4 (P4.0 to P4.7) Diagram
表 6-46. Port P4 (P4.0 to P4.7) Pin Functions
CONTROL BITS OR SIGNALS
PIN NAME (P4.x)
P4.0/P4MAP0
P4.1/P4MAP1
P4.2/P4MAP2
P4.3/P4MAP3
P4.4/P4MAP4
P4.5/P4MAP5
P4.6/P4MAP6
P4.7/P4MAP7(2)
x
0
1
2
3
4
5
6
7
FUNCTION
P4DIR.x(1)
P4SEL.x
P4MAPx
P4.0 (I/O)
I: 0; O: 1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
X
≤ 30
X
Mapped secondary digital function
P4.1 (I/O)
X
I: 0; O: 1
Mapped secondary digital function
P4.2 (I/O)
X
≤ 30
X
I: 0; O: 1
Mapped secondary digital function
P4.3 (I/O)
X
≤ 30
X
I: 0; O: 1
Mapped secondary digital function
P4.4 (I/O)
X
≤ 30
X
I: 0; O: 1
Mapped secondary digital function
P4.5 (I/O)
X
≤ 30
X
I: 0; O: 1
Mapped secondary digital function
P4.6 (I/O)
X
I: 0; O: 1
X
≤ 30
X
Mapped secondary digital function
P4.7 (I/O)
≤ 30
X
I: 0; O: 1
X
Mapped secondary digital function
≤ 30
(1) The direction of some mapped secondary functions are controlled directly by the module. See 表 6-6 for specific direction control
information of mapped secondary functions.
(2) Not available on RGZ packages.
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
77
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.5 Port P5 (P5.0 and P5.1) Input/Output With Schmitt Trigger
图 6-6 shows the port diagram. 表 6-47 summarizes the selection of the pin function.
Pad Logic
To and From Reference
(n/a MSP430F523x)
(n/a MSPF430F523x)
to ADC10
(n/a MSPF430F523x)
INCHx = x
P5REN.x
DVSS
DVCC
0
1
1
P5DIR.x
0
1
P5OUT.x
0
1
From module
P5.0/(A8/VeREF+)
P5.1/(A9/VeREF–)
P5DS.x
0: Low drive
1: High drive
P5SEL.x
P5IN.x
Bus
Keeper
EN
D
To module
图 6-6. Port P5 (P5.0 and P5.1) Diagram
表 6-47. Port P5 (P5.0 and P5.1) Pin Functions
CONTROL BITS OR SIGNALS(1)
PIN NAME (P5.x)
x
FUNCTION
P5DIR.x
P5SEL.x
REFOUT(2)
P5.0 (I/O)(3)
A8/VeREF+(4)
P5.1 (I/O)(3)
A9/VeREF–(5)
I: 0; O: 1
0
1
0
1
X
0
X
0
P5.0/A8/VeREF+
0
1
X
I: 0; O: 1
X
P5.1/A9/VeREF–
(1) X = Don't care
(2) REFOUT resides in the REF module.
(3) Default condition
(4) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog
signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC10_A. Channel A8, when selected with
the INCHx bits, is connected to the VeREF+ pin.
(5) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog
signals. An external voltage can be applied to VeREF- and used as the reference for the ADC10_A. Channel A9, when selected with the
INCHx bits, is connected to the VeREF- pin.
78
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.6 Port P5 (P5.2 and P5.3) Input/Output With Schmitt Trigger
图 6-7 and 图 6-8 show the port diagrams. 表 6-48 summarizes the selection of the pin function.
Pad Logic
To XT2
P5REN.2
DVSS
DVCC
0
1
1
P5DIR.2
0
1
P5OUT.2
0
1
Module X OUT
P5.2/XT2IN
P5DS.2
0: Low drive
1: High drive
P5SEL.2
P5IN.2
Bus
Keeper
EN
D
Module X IN
图 6-7. Port P5 (P5.2) Diagram
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
79
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Pad Logic
To XT2
P5REN.3
DVSS
DVCC
0
1
1
P5DIR.3
0
1
P5OUT.3
0
1
Module X OUT
P5SEL.2
P5.3/XT2OUT
P5DS.3
0: Low drive
1: High drive
XT2BYPASS
P5SEL.3
P5IN.3
Bus
Keeper
EN
D
Module X IN
图 6-8. Port P5 (P5.3) Diagram
表 6-48. Port P5 (P5.2 and P5.3) Pin Functions
CONTROL BITS OR SIGNALS(1)
PIN NAME (P5.x)
x
FUNCTION
P5DIR.x
P5SEL.2
P5SEL.3
XT2BYPASS
P5.2 (I/O)
I: 0; O: 1
0
1
1
0
1
1
X
X
X
0
X
0
1
X
0
1
P5.2/XT2IN
2
XT2IN crystal mode(2)
XT2IN bypass mode(2)
P5.3 (I/O)
XT2OUT crystal mode(3)
P5.3 (I/O)(3)
X
X
I: 0; O: 1
P5.3/XT2OUT
3
X
X
X
0
(1) X = Don't care
(2) Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal
mode or bypass mode.
(3) Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as
general-purpose I/O.
80
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.7 Port P5 (P5.4 and P5.5) Input/Output With Schmitt Trigger
图 6-9 and 图 6-10 show the port diagrams. 表 6-49 summarizes the selection of the pin function.
Pad Logic
to XT1
P5REN.4
DVSS
DVCC
0
1
1
P5DIR.4
0
1
P5OUT.4
0
1
Module X OUT
P5.4/XIN
P5DS.4
0: Low drive
1: High drive
P5SEL.4
P5IN.4
Bus
Keeper
EN
D
Module X IN
图 6-9. Port P5 (P5.4) Diagram
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
81
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
Pad Logic
to XT1
P5REN.5
DVSS
DVCC
0
1
1
P5DIR.5
0
1
P5OUT.5
0
1
Module X OUT
P5.5/XOUT
P5SEL.4
P5DS.5
0: Low drive
1: High drive
XT1BYPASS
P5SEL.5
P5IN.5
Bus
Keeper
EN
D
Module X IN
图 6-10. Port P5 (P5.5) Diagram
表 6-49. Port P5 (P5.4 and P5.5) Pin Functions
CONTROL BITS OR SIGNALS(1)
PIN NAME (P5.x)
x
FUNCTION
P5DIR.x
P5SEL.4
P5SEL.5
XT1BYPASS
P5.4 (I/O)
I: 0; O: 1
0
1
1
0
1
1
X
X
X
0
X
0
1
X
0
1
P5.4/XIN
4
XIN crystal mode(2)
XIN bypass mode(2)
P5.5 (I/O)
XOUT crystal mode(3)
P5.5 (I/O)(3)
X
X
I: 0; O: 1
P5.5/XOUT
5
X
X
X
0
(1) X = Don't care
(2) Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal
mode or bypass mode.
(3) Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as
general-purpose I/O.
82
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.8 Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger
图 6-11 shows the port diagram. 表 6-50 summarizes the selection of the pin function.
Pad Logic
to ADC10
(n/a MSPF430F523x)
INCHx = x
(n/a MSPF430F523x)
to Comparator_B
from Comparator_B
CBPD.x
P6REN.x
P6DIR.x
DVSS
DVCC
0
1
1
0
1
Direction
0: Input
1: Output
P6OUT.x
0
1
From module
P6.0/CB0/(A0)
P6.1/CB1/(A1)
P6.2/CB2/(A2)
P6.3/CB3/(A3)
P6.4/CB4/(A4)
P6.5/CB5/(A5)
P6.6/CB6/(A6)
P6.7/CB7/(A7)
P6DS.x
0: Low drive
1: High drive
P6SEL.x
P6IN.x
Bus
Keeper
EN
D
To module
图 6-11. Port P6 (P6.0 to P6.7) Diagram
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
83
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-50. Port P6 (P6.0 to P6.7) Pin Functions
CONTROL BITS OR SIGNALS
PIN NAME (P6.x)
x
FUNCTION
P6DIR.x
P6SEL.x
CBPD
0
P6.0 (I/O)
A0
CB0(1)
P6.1 (I/O)
A1
CB1(1)
P6.2 (I/O)
A2
CB2(1)
P6.3 (I/O)
A3
CB3(1)
P6.4 (I/O)
A4
CB4(1)
P6.5 (I/O)
A5
CB5(1)
P6.6 (I/O)
A6
CB6(1)
P6.7 (I/O)
A7
I: 0; O: 1
0
1
X
0
1
X
0
1
X
0
1
X
0
1
X
0
1
X
0
1
X
0
1
X
P6.0/CB0/(A0)
0
X
X
1
X
I: 0; O: 1
0
P6.1/CB1/(A1)
P6.2/CB2/(A2)
P6.3/CB3/(A3)
P6.4/CB4/(A4)
P6.5/CB5/(A5)
P6.6/CB6/(A6)(2)
P6.7/CB7/(A7)(2)
1
2
3
4
5
6
7
X
X
1
X
I: 0; O: 1
0
X
X
1
X
I: 0; O: 1
0
X
X
1
X
I: 0; O: 1
0
X
X
1
X
I: 0; O: 1
0
X
X
1
X
I: 0; O: 1
0
X
X
1
X
I: 0; O: 1
0
X
X
X
1
CB7(1)
(1) Setting the CBPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog
signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer
for that pin, regardless of the state of the associated CBPD.x bit.
(2) Not available on RGZ packages.
84
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.9 Port P7 (P7.0 to P7.5) Input/Output With Schmitt Trigger
图 6-12 shows the port diagram. 表 6-51 summarizes the selection of the pin function.
Pad Logic
P7REN.x
DVSS
DVIO
0
1
1
P7DIR.x
0
1
Direction
0: Input
1: Output
From module
P7OUT.x
0
1
P7.0/TB0.0
P7.1/TB0.1
P7.2/TB0.2
P7.3/TB0.3
P7.4/TB0.4
P7.5/TB0.5
P7DS.x
0: Low drive
1: High drive
P7SEL.x
P7IN.x
EN
D
To module
图 6-12. Port P7 (P7.0 to P7.5) Diagram
表 6-51. Port P7 (P7.0 to P7.5) Pin Functions
FUNCTION
CONTROL BITS OR SIGNALS
PIN NAME (P7.x)
x
P7DIR.x
P7SEL.x
P7.0 (I/O)
I: 0; O: 1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
P7.0/TB0.0(1)
0
TB0.CCI0A
TB0.0
0
1
P7.1 (I/O)
TB0.CCI1A
TB0.1
I: 0; O: 1
P7.1/TB0.1(1)
P7.2/TB0.2(1)
P7.3/TB0.3(1)
P7.4/TB0.4(1)
P7.5/TB0.5(1)
1
2
3
4
5
0
1
P7.2 (I/O)
TB0.CCI2A
TB0.2
I: 0; O: 1
0
1
P7.3 (I/O)
TB0.CCI3A
TB0.3
I: 0; O: 1
0
1
P7.4 (I/O)
TB0.CCI4A
TB0.4
I: 0; O: 1
0
1
P7.5 (I/O)
TB0.CCI5A
TB0.5
I: 0; O: 1
0
1
(1) Not available on RGZ packages.
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
85
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.10 Port J (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output
图 6-13 and 图 6-14 show the port diagrams. 表 6-52 summarizes the selection of the pin function.
Pad Logic
PJREN.0
0
1
DVSS
DVCC
1
PJDIR.0
DVCC
0
1
PJOUT.0
0
1
From JTAG
PJ.0/TDO
PJDS.0
0: Low drive
1: High drive
From JTAG
PJIN.0
EN
D
图 6-13. Port PJ (PJ.0) Diagram
86
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.10.11 Port J (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt
Trigger or Output
Pad Logic
PJREN.x
0
1
DVSS
DVCC
1
PJDIR.x
DVSS
0
1
PJOUT.x
0
1
From JTAG
PJ.1/TDI/TCLK
PJ.2/TMS
PJ.3/TCK
PJDS.x
0: Low drive
1: High drive
From JTAG
PJIN.x
EN
D
To JTAG
图 6-14. Port PJ (PJ.1 to PJ.3) Diagram
表 6-52. Port PJ (PJ.0 to PJ.3) Pin Functions
CONTROL BITS OR
SIGNALS(1)
PIN NAME (PJ.x)
x
FUNCTION
PJDIR.x
PJ.0 (I/O)(2)
TDO(3)
I: 0; O: 1
PJ.0/TDO
0
1
2
3
X
PJ.1 (I/O)(2)
TDI/TCLK(3) (4)
PJ.2 (I/O)(2)
TMS(3) (4)
PJ.3 (I/O)(2)
TCK(3) (4)
I: 0; O: 1
PJ.1/TDI/TCLK
PJ.2/TMS
X
I: 0; O: 1
X
I: 0; O: 1
X
PJ.3/TCK
(1) X = Don't care
(2) Default condition
(3) The pin direction is controlled by the JTAG module.
(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
87
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
6.11 Device Descriptors
表 6-53 and 表 6-54 show the contents of the device descriptor tag-length-value (TLV) structure for each
device type.
表 6-53. MSP430F524x Device Descriptor Table(1)
VALUE
SIZE
(bytes)
DESCRIPTION
Info length
ADDRESS
F5249
06h
F5247
06h
F5244
06h
F5242
06h
01A00h
01A01h
01A02h
01A04h
01A05h
01A06h
01A07h
01A08h
01A09h
01A0Ah
01A0Eh
01A10h
01A12h
01A14h
01A15h
01A16h
01A18h
1
1
2
1
1
1
1
1
1
4
2
2
2
1
1
2
2
CRC length
CRC value
06h
06h
06h
06h
Per unit
F3h
Per unit
F4h
Per unit
F5h
Per unit
F6h
Info Block
Device ID
Device ID
81h
81h
81h
81h
Hardware revision
Firmware revision
Die record tag
Die record length
Lot/wafer ID
Per unit
Per unit
08h
Per unit
Per unit
08h
Per unit
Per unit
08h
Per unit
Per unit
08h
0Ah
0Ah
0Ah
0Ah
Per unit
Per unit
Per unit
Per unit
13h
Per unit
Per unit
Per unit
Per unit
13h
Per unit
Per unit
Per unit
Per unit
13h
Per unit
Per unit
Per unit
Per unit
13h
Die Record
Die X position
Die Y position
Test results
ADC10 calibration tag
ADC10 calibration length
ADC gain factor
ADC offset
10h
10h
10h
10h
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
ADC 1.5-V reference
Temperature sensor 30°C
01A1Ah
01A1Ch
01A1Eh
01A20h
01A22h
01A24h
2
2
2
2
2
2
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
ADC 1.5-V reference
Temperature sensor 85°C
ADC10 Calibration
ADC 2.0-V reference
Temperature sensor 30°C
ADC 2.0-V reference
Temperature sensor 85°C
ADC 2.5-V reference
Temperature sensor 30°C
ADC 2.5-V reference
Temperature sensor 85°C
REF calibration tag
REF calibration length
01A26h
01A27h
01A28h
01A2Ah
01A2Ch
1
1
2
2
2
12h
12h
12h
12h
06h
06h
06h
06h
REF Calibration
REF 1.5-V reference factor
REF 2.0-V reference factor
REF 2.5-V reference factor
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
(1) N/A = Not applicable, blank = unused and reads FFh
88 Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-53. MSP430F524x Device Descriptor Table(1) (continued)
VALUE
SIZE
(bytes)
DESCRIPTION
ADDRESS
F5249
02h
F5247
02h
F5244
02h
F5242
02h
Peripheral descriptor tag
01A2Eh
01A2Fh
1
1
Peripheral descriptor length
Memory 1
5Fh
5Fh
5Dh
5Dh
08h
8Ah
08h
8Ah
08h
8Ah
08h
8Ah
2
2
2
2
0Ch
86h
0Ch
86h
0Ch
86h
0Ch
86h
Memory 2
Memory 3
Memory 4
12h
2Eh
12h
2Eh
12h
2Eh
12h
2Eh
22h
96h
22h
94h
22h
96h
22h
94h
Memory 5
Memory 6
2
1/2
1
N/A
N/A
00h
20h
N/A
N/A
00h
20h
N/A
N/A
00h
1Fh
N/A
N/A
00h
1Fh
Delimiter
Peripheral count
1
00h
23h
00h
23h
00h
23h
00h
23h
MSP430CPUXV2
JTAG
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
00h
09h
00h
09h
00h
09h
00h
09h
00h
0Fh
00h
0Fh
00h
0Fh
00h
0Fh
SBW
00h
03h
00h
03h
00h
03h
00h
05h
EEM-S
00h
FCh
00h
FCh
00h
FCh
00h
FCh
TI BSL
10h
41h
10h
41h
10h
41h
10h
41h
SFR
Peripheral
Descriptor
02h
30h
02h
30h
02h
30h
02h
30h
PMM
02h
38h
02h
38h
02h
38h
02h
38h
FCTL
01h
3Ch
01h
3Ch
01h
3Ch
01h
3Ch
CRC16
00h
3Dh
00h
3Dh
00h
3Dh
00h
3Dh
CRC16_RB
RAMCTL
WDT_A
UCS
00h
44h
00h
44h
00h
44h
00h
44h
00h
40h
00h
40h
00h
40h
00h
40h
01h
48h
01h
48h
01h
48h
01h
48h
02h
42h
02h
42h
02h
42h
02h
42h
SYS
03h
A0h
03h
A0h
03h
A0h
03h
A0h
REF
01h
10h
01h
10h
01h
10h
01h
10h
Port Mapping
Port 1 and 2
Port 3 and 4
Port 5 and 6
Port 7 and 8
04h
51h
04h
51h
04h
51h
04h
51h
02h
52h
02h
52h
02h
52h
02h
52h
02h
53h
02h
53h
02h
53h
02h
53h
02h
54h
02h
54h
N/A
N/A
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
89
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-53. MSP430F524x Device Descriptor Table(1) (continued)
VALUE
SIZE
(bytes)
DESCRIPTION
ADDRESS
F5249
F5247
F5244
F5242
0Ch
5Fh
0Ch
5Fh
0Eh
5Fh
0Eh
5Fh
JTAG
TA0
TA1
TB0
TA2
RTC
2
2
2
2
2
2
2
2
2
2
2
2
02h
62h
02h
62h
02h
62h
02h
62h
04h
61h
04h
61h
04h
61h
04h
61h
04h
67h
04h
67h
04h
67h
04h
67h
04h
61h
04h
61h
04h
61h
04h
61h
0Ah
68h
0Ah
68h
0Ah
68h
0Ah
68h
Peripheral
Descriptor
(continued)
02h
85h
02h
85h
02h
85h
02h
85h
MPY32
DMA-3
04h
47h
04h
47h
04h
47h
04h
47h
0Ch
90h
0Ch
90h
0Ch
90h
0Ch
90h
USCI_A and USCI_B
USCI_A and USCI_B
ADC10_A
04h
90h
04h
90h
04h
90h
04h
90h
14h
D3h
14h
D3h
14h
D3h
14h
D3h
18h
A8h
18h
A8h
18h
A8h
18h
A8h
COMP_B
COMP_B
TB0.CCIFG0
TB0.CCIFG1...6
WDTIFG
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A8h
64h
65h
40h
90h
91h
D0h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
A8h
64h
65h
40h
90h
91h
D0h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
A8h
64h
65h
40h
90h
91h
D0h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
A8h
64h
65h
40h
90h
91h
D0h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
USCI_A0
USCI_B0
ADC10_A
TA0.CCIFG0
TA0.CCIFG1...4
Reserved
DMA
Interrupts
TA1.CCIFG0
TA1.CCIFG1...2
P1
USCI_A1
USCI_B1
TA1.CCIFG0
TA1.CCIFG1...2
P2
RTC_A
delimiter
90
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-54. MSP430F523x Device Descriptor Table(1)
VALUE
SIZE
(bytes)
DESCRIPTION
Info length
ADDRESS
F5239
06h
F5237
06h
F5234
06h
F5232
06h
01A00h
01A01h
01A02h
01A04h
01A05h
01A06h
01A07h
01A08h
01A09h
01A0Ah
01A0Eh
01A10h
01A12h
01A14h
01A15h
01A16h
01A18h
1
1
2
1
1
1
1
1
1
4
2
2
2
1
1
2
2
CRC length
CRC value
06h
06h
06h
06h
Per unit
F7h
Per unit
F8h
Per unit
F9h
Per unit
FAh
Info Block
Device ID
Device ID
81h
81h
81h
81h
Hardware revision
Firmware revision
Die record tag
Die record length
Lot/wafer ID
Per unit
Per unit
08h
Per unit
Per unit
08h
Per unit
Per unit
08h
Per unit
Per unit
08h
0Ah
0Ah
0Ah
0Ah
Per unit
Per unit
Per unit
Per unit
13h
Per unit
Per unit
Per unit
Per unit
13h
Per unit
Per unit
Per unit
Per unit
13h
Per unit
Per unit
Per unit
Per unit
13h
Die Record
Die X position
Die Y position
Test results
ADC10 calibration tag
ADC10 calibration length
ADC gain factor
ADC offset
10h
10h
10h
10h
blank
blank
blank
blank
blank
blank
blank
blank
ADC 1.5-V reference
Temperature sensor 30°C
01A1Ah
01A1Ch
01A1Eh
01A20h
01A22h
01A24h
2
2
2
2
2
2
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
blank
ADC 1.5-V reference
Temperature sensor 85°C
ADC10 Calibration
ADC 2.0-V reference
Temperature sensor 30°C
ADC 2.0-V reference
Temperature sensor 85°C
ADC 2.5-V reference
Temperature sensor 30°C
ADC 2.5-V reference
Temperature sensor 85°C
REF calibration tag
REF calibration length
01A26h
01A27h
01A28h
01A2Ah
01A2Ch
1
1
2
2
2
12h
12h
12h
12h
06h
06h
06h
06h
REF Calibration
REF 1.5-V reference factor
REF 2.0-V reference factor
REF 2.5-V reference factor
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
Per unit
(1) N/A = Not applicable, blank = unused and reads FFh
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
91
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-54. MSP430F523x Device Descriptor Table(1) (continued)
VALUE
SIZE
(bytes)
DESCRIPTION
ADDRESS
F5239
02h
F5237
02h
F5234
02h
F5232
02h
Peripheral descriptor tag
01A2Eh
01A2Fh
1
1
Peripheral descriptor length
Memory 1
5Dh
5Dh
5Bh
5Bh
08h
8Ah
08h
8Ah
08h
8Ah
08h
8Ah
2
2
2
2
0Ch
86h
0Ch
86h
0Ch
86h
0Ch
86h
Memory 2
Memory 3
Memory 4
12h
2Eh
12h
2Eh
12h
2Eh
12h
2Eh
22h
96h
22h
94h
22h
96h
22h
94h
Memory 5
Memory 6
2
1/2
1
N/A
N/A
00h
1Fh
N/A
N/A
00h
1Fh
N/A
N/A
00h
1Eh
N/A
N/A
00h
1Eh
Delimiter
Peripheral count
1
00h
23h
00h
23h
00h
23h
00h
23h
MSP430CPUXV2
JTAG
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
00h
09h
00h
09h
00h
09h
00h
09h
00h
0Fh
00h
0Fh
00h
0Fh
00h
0Fh
SBW
00h
03h
00h
03h
00h
03h
00h
05h
EEM-S
00h
FCh
00h
FCh
00h
FCh
00h
FCh
TI BSL
10h
41h
10h
41h
10h
41h
10h
41h
SFR
Peripheral
Descriptor
02h
30h
02h
30h
02h
30h
02h
30h
PMM
02h
38h
02h
38h
02h
38h
02h
38h
FCTL
01h
3Ch
01h
3Ch
01h
3Ch
01h
3Ch
CRC16
00h
3Dh
00h
3Dh
00h
3Dh
00h
3Dh
CRC16_RB
RAMCTL
WDT_A
UCS
00h
44h
00h
44h
00h
44h
00h
44h
00h
40h
00h
40h
00h
40h
00h
40h
01h
48h
01h
48h
01h
48h
01h
48h
02h
42h
02h
42h
02h
42h
02h
42h
SYS
03h
A0h
03h
A0h
03h
A0h
03h
A0h
REF
01h
10h
01h
10h
01h
10h
01h
10h
Port mapping
Port 1 and 2
Port 3 and 4
Port 5 and 6
Port 7 and 8
04h
51h
04h
51h
04h
51h
04h
51h
02h
52h
02h
52h
02h
52h
02h
52h
02h
53h
02h
53h
02h
53h
02h
53h
02h
54h
02h
54h
N/A
N/A
92
Detailed Description
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 6-54. MSP430F523x Device Descriptor Table(1) (continued)
VALUE
SIZE
(bytes)
DESCRIPTION
ADDRESS
F5239
F5237
F5234
F5232
0Ch
5Fh
0Ch
5Fh
0Eh
5Fh
0Eh
5Fh
JTAG
TA0
TA1
TB0
TA2
RTC
2
2
2
2
2
2
2
2
2
02h
62h
02h
62h
02h
62h
02h
62h
04h
61h
04h
61h
04h
61h
04h
61h
04h
67h
04h
67h
04h
67h
04h
67h
04h
61h
04h
61h
04h
61h
04h
61h
0Ah
68h
0Ah
68h
0Ah
68h
0Ah
68h
Peripheral
Descriptor
(continued)
02h
85h
02h
85h
02h
85h
02h
85h
MPY32
DMA-3
04h
47h
04h
47h
04h
47h
04h
47h
0Ch
90h
0Ch
90h
0Ch
90h
0Ch
90h
USCI_A and USCI_B
04h
90h
04h
90h
04h
90h
04h
90h
USCI_A and USCI_B
ADC10_A
2
2
2
N/A
N/A
N/A
N/A
2Ch
A8h
2Ch
A8h
2Ch
A8h
2Ch
A8h
COMP_B
COMP_B
TB0.CCIFG0
TB0.CCIFG1...6
WDTIFG
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A8h
64h
65h
40h
90h
91h
01h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
A8h
64h
65h
40h
90h
91h
01h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
A8h
64h
65h
40h
90h
91h
01h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
A8h
64h
65h
40h
90h
91h
01h
60h
61h
01h
46h
62h
63h
50h
92h
93h
66h
67h
51h
68h
00h
USCI_A0
USCI_B0
Reserved
TA0.CCIFG0
TA0.CCIFG1...4
Reserved
DMA
Interrupts
TA1.CCIFG0
TA1.CCIFG1...2
P1
USCI_A1
USCI_B1
TA2.CCIFG0
TA2.CCIFG1...2
P2
RTC_A
Delimiter
版权 © 2013–2018, Texas Instruments Incorporated
Detailed Description
93
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
7 器件和文档支持
7.1 入门和后续步骤
有关 MSP430™系列器件以及开发协助工具和库的更多信息，请访问 MSP430 超低功耗传感和测量 MCU
概述。
7.2 Device Nomenclature
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all
MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS.
These prefixes represent evolutionary stages of product development from engineering prototypes (XMS)
through fully qualified production devices (MSP).
XMS – Experimental device that is not necessarily representative of the final device's electrical
specifications
MSP – Fully qualified production device
XMS devices are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
MSP devices have been characterized fully, and the quality and reliability of the device have been
demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (XMS) have a greater failure rate than the standard production
devices. TI recommends that these devices not be used in any production system because their expected
end-use failure rate still is undefined. Only qualified production devices are to be used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the
temperature range, package type, and distribution format. 图 7-1 provides a legend for reading the
complete device name.
94
器件和文档支持
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
MSP 430 F 5 438 A I ZQW T -EP
Processor Family
MCU Platform
Device Type
Series
Feature Set
Optional: Additional Features
Optional: Tape and Reel
Packaging
Optional: Temperature Range
Optional: A = Revision
Processor Family
CC = Embedded RF Radio
MSP = Mixed-Signal Processor
XMS = Experimental Silicon
PMS = Prototype Device
MCU Platform
Device Type
430 = MSP430 low-power microcontroller platform
Memory Type
C = ROM
Specialized Application
AFE = Analog Front End
BQ = Contactless Power
CG = ROM Medical
F = Flash
FR = FRAM
G = Flash or FRAM (Value Line)
L = No Nonvolatile Memory
FE = Flash Energy Meter
FG = Flash Medical
FW = Flash Electronic Flow Meter
Series
1 = Up to 8 MHz
5 = Up to 25 MHz
6 = Up to 25 MHz with LCD
0 = Low-Voltage Series
2 = Up to 16 MHz
3 = Legacy
4 = Up to 16 MHz with LCD
Feature Set
Various levels of integration within a series
N/A
Optional: A = Revision
Optional: Temperature Range S = 0°C to 50°C
C = 0°C to 70°C
I = –40°C to 85°C
T = –40°C to 105°C
Packaging
http://www.ti.com/packaging
Optional: Tape and Reel
T = Small reel
R = Large reel
No markings = Tube or tray
Optional: Additional Features -EP = Enhanced Product (–40°C to 105°C)
-HT = Extreme Temperature Parts (–55°C to 150°C)
-Q1 = Automotive Q100 Qualified
图 7-1. Device Nomenclature
版权 © 2013–2018, Texas Instruments Incorporated
器件和文档支持
95
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
7.3 工具与软件
所有 MSP 微控制器均受多种软件和硬件开发工具的支持。相关工具由 TI 以及多家第三方供应商提供。请参
阅 MSP430 超低功耗 MCU – 工具与软件，了解所有工具。
表 7-1 列出了 MSP430F522x MCU 的 调试 功能。请参阅《适用于 MSP430 的 Code Composer Studio 用
户指南》，以了解可用功能的 详细信息。
表 7-1. 硬件调试 特性
四线制
JTAG
两线制
JTAG
断点
(N)
状态序列发生
器
LPMx.5 调试支
持
MSP430 架构
范围断点
有
时钟控制
是
跟踪缓冲器
否
MSP430Xv2
有
有
3
否
否
设计套件与评估模块
适用于 MSP430F5x MCU 的 64 引脚目标开发板和 MSP-FET 编程器捆绑包 MSP-FET430U64C 是一款功
能强大的工具，其中包含了完成大部分应用开发工作所需的硬件和软件。只需按几下键即可在
数秒钟内擦除闪存并对其进行编程，此外，由于 MSP430 闪存的功耗极低，因此无需外部电
源。
适用于 MSP430F5x MCU 的 64 引脚目标开发板 MSP-TS430RGC64C 是一款独立的 64 引脚 ZIF 插座目
标板，用于通过 JTAG 接口或 Spy-Bi-Wire（两线制 JTAG）协议在系统内对 MSP430 MCU
进行编程和调试。
软件
MSP430Ware™ 软件 MSP430Ware 软件集合了所有 MSP430 器件的代码示例、数据表以及其他设计资
源，打包提供给用户。除了提供已有 MSP430 MCU 设计资源的完整集合外，MSP430Ware
软件还包含名为 MSP 驱动程序库的高级 API。借助该库可以轻松地对 MSP430 硬件进行编
程。MSP430Ware 软件以 CCS 组件或独立软件包两种形式提供。
MSP430F524x、MSP430F523x 代码示例 根据不同应用需求配置各集成外设的 C 代码示例。
MSP 驱动程序库 驱动程序库的抽象化 API 通过提供易于使用的函数调用使您不再拘泥于 MSP430 硬件的
细节。完整的文档通过具有帮助意义的 API 指南交付，其中包括有关每个函数调用和经过验证
的参数的详细信息。开发人员可以使用驱动程序库功能，以最低开销编写完整项目。
MSP EnergyTrace™ 技术 适用于 MSP430 微控制器的 EnergyTrace 技术是基于电能的代码分析工具，用
于测量和显示应用的电能系统配置并帮助优化应用以实现超低功耗。
ULP（超低功耗）Advisor ULP Advisor™软件是一款辅助工具，旨在指导开发人员编写更为高效的代码，
从而充分利用 MSP 和 MSP432 微控制器独特的 超低功耗 功能。ULP Advisor 的目标人群是
微控制器的资深开发者和开发新手，可以根据详尽的 ULP 检验表检查代码，以便最大限度地
利用应用程序。在编译时，ULP Advisor 会提供通知和备注以突出显示代码中可以进一步优化
的区域，进而实现更低功耗。
IEC60730 软件包 IEC60730 MSP430 软件包经过专门开发，用于协助客户达到 IEC 60730-1:2010（家用
及类似用途的自动化电气控制 - 第 1 部分：一般要求）B 类产品的要求。其中涵盖家用电器、
电弧检测器、电源转换器、电动工具、电动自行车及其他诸多产品。IEC60730 MSP430 软件
包可以嵌入在 MSP430 中 运行的客户应用， 从而帮助客户简化其消费类器件在功能安全方面
遵循 IEC 60730-1:2010 B 类规范的认证工作。
96
器件和文档支持
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
适用于 MSP 的定点数学库 MSP IQmath 和 Qmath 库是为 C 语言开发者提供的一套经过高度优化的高精
度数学运算函数集合，能够将浮点算法无缝嵌入 MSP430 和 MSP432 器件的定点代码中。这
些例程通常用于计算密集型实时 应用， 而优化的执行速度、高精度以及超低能耗通常是影响
这些实时应用的关键因素。与使用浮点数学算法编写的同等代码相比，使用 IQmath 和 Qmath
库可以大幅提高执行速度并显著降低能耗。
适用于 MSP430 的浮点数学运算库
TI
在低功耗和低成本微控制器领域锐意创新，为您提供
MSPMATHLIB。这是标量函数的浮点数学运算库，能够充分利用器件的智能外设，使性能提
升高达 26 倍。Mathlib 能够轻松集成到您的设计中。该运算库免费使用并集成在 Code
Composer Studio 和 IAR IDE 中。如需深入了解该数学运算库及相关基准，请阅读用户指南。
开发工具
适用于 MSP 微控制器的 Code Composer Studio™ 集成开发环境 Code Composer Studio 是一种集成开
发环境 (IDE)，支持所有 MSP 微控制器。Code Composer Studio 包含一整套开发和调试嵌入
式应用 的嵌入式软件实用程序的工具。它包含了优化的 C/C++ 编译器、源代码编辑器、项目
构建环境、调试器、描述器以及其他多种 功能。直观的 IDE 提供了单个用户界面，有助于完
成应用程序开发流程的每个步骤。熟悉的实用程序和界面可提升用户的入门速度。Code
Composer Studio 将 Eclipse 软件框架的优点和 TI 先进的嵌入式调试功能相结合，为嵌入式开
发人员提供了一种功能丰富的优异开发环境。
命令行编程器 MSP Flasher 是一款基于 shell 的开源接口，可使用 JTAG 或 Spy-Bi-Wire (SBW) 通信通过
FET 编程器或 eZ430 对 MSP 微控制器进行编程。MSP Flasher 可用于将二进制文件（.txt 或
.hex 文件）直接下载到 MSP 微控制器，而无需使用 IDE。
MSP MCU 编程器和调试器 MSP-FET 是一款强大的仿真开发工具（通常称为调试探针），可帮助用户在
MSP 低功耗微控制器 (MCU) 中快速开发应用。创建 MCU 软件通常需要将生成的二进制程序
下载到 MSP 器件，以进行验证和调试。MSP-FET 在主机和目标 MSP 间提供调试通信通道。
此外，MSP-FET 还可在计算机的 USB 接口和 MSP UART 间提供反向通道 UART 连接。这
为 MSP 编程器提供了一种在 MSP 和计算机上运行的终端之间进行串行通信的便捷方法。
MSP-GANG 生产编程器 MSP Gang 编程器是一款 MSP430 或 MSP432 器件编程器，可同时对多达八个
完全相同的 MSP430 或 MSP432 闪存或 FRAM 器件进行编程。MSP Gang 编程器可使用标
准的 RS-232 或 USB 连接与主机 PC 相连并提供灵活的编程选项，允许用户完全自定义流
程。MSP Gang 编程器配有扩展板，即“Gang 分离器”，可在 MSP Gang 编程器和多个目标器
件间实施互连。提供了八条电缆，用于将扩展板与八个目标器件相连（通过 JTAG 或 SPY-Bi-
Wire 连接器）。编程工作可在 PC 或独立设备上完成。
版权 © 2013–2018, Texas Instruments Incorporated
器件和文档支持
97
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
7.4 文档支持
以下文档对 MSP430F524x 和 MPS430F543x 器件进行了介绍。www.ti.com.cn 网站上提供了这些文档的副
本。
接收文档更新通知
要接收文档更新通知（包括芯片勘误表），请转至 ti.com.cn 上您的器件对应的产品文件夹（关于产品文件
夹的链接，请参见节 7.5）。请单击右上角的“通知我”按钮。点击注册后，即可收到产品信息更改每周摘要
（如有）。有关更改的详细信息，请查阅已修订文档的修订历史记录。
勘误
《MSP430F5249 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5247 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5244 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5242 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5239 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5237 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5234 器件勘误表》 介绍功能规格的已知例外情况。
《MSP430F5232 器件勘误表》 介绍功能规格的已知例外情况。
用户指南
《MSP430F5xx 和 MSP430F6xx 系列用户指南》 详细介绍了该器件系列提供的模块和外设。
《MSP430 闪存器件引导加载程序 (BSL) 用户指南》 MSP430 引导加载程序（BSL，之前称为引导装载程
序）方便用户在原型建模阶段、最终生产和维修期间与 MSP430 微控制器中的嵌入式存储器
进行通信。可编程存储器（闪存）和数据存储器 (RAM) 能够按照要求进行变更。不要将此处
的引导加载程序与某些数字信号处理器 (DSP) 中将外部存储器中的程序代码（和数据）自动加
载到 DSP 内部存储器的引导装载程序混为一谈。
《通过 JTAG 接口对 MSP430 进行编程》
此文档介绍了使用 JTAG 通信端口擦除、编程和验证基于
MSP430 闪存和 FRAM 的微控制器系列的存储器模块所需的功能。此外，该文档还介绍了如
何编程所有 MSP430 器件上均具备的 JTAG 访问安全保险丝。此文档介绍了使用标准四线制
JTAG 接口和两线制 JTAG 接口（也称为 Spy-Bi-Wire (SBW)）的器件访问。
《MSP430 硬件工具用户指南》 此手册介绍了 TI MSP-FET430 闪存仿真工具 (FET) 的硬件。FET 是针对
MSP430
超低功耗微控制器的程序开发工具。文中对提供的接口类型，即并行端口接口和
USB 接口进行了说明。
应用报告
《MSP430 32kHz 晶体振荡器》 选择合适的晶体、正确的负载电路和适当的电路板布局是实现稳定的晶体
振荡器的关键。该应用报告总结了晶体振荡器的功能，介绍了用于选择合适的晶体以实现
MSP430 超低功耗运行的参数。此外，还给出了正确电路板布局的提示和示例。此外，为了确
保振荡器在大规模生产后能够稳定运行，还可能需要进行一些振荡器测试，该文档中提供了有
关这些测试的详细信息。
《MSP430 系统级 ESD 注意事项》
随着芯片技术向更低电压方向发展以及设计具有成本效益的超低功耗
组件的需求的出现，系统级 ESD 要求变得越来越苛刻。该应用报告阐述了三个不同的 ESD 主
题，以帮助电路板设计人员和 OEM 了解并实现强大的系统级设计：(1) 组件级 ESD 测试和系
统级 ESD 测试；(2) 实现系统级 ESD 保护的通用设计指南；(3) 系统高效 ESD 设计 (SEED)
简介，这是一种板载和片上 ESD 保护协同设计方法。
7.5 相关链接
表 7-2 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品
的快速链接。
表 7-2. 相关链接
器件
产品文件夹
请单击此处
立即订购
技术文档
工具与软件
请单击此处
支持和社区
请单击此处
MSP430F5249
请单击此处
请单击此处
98
器件和文档支持
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
表 7-2. 相关链接 (continued)
器件
产品文件夹
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
立即订购
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
技术文档
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
工具与软件
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
支持和社区
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
MSP430F5247
MSP430F5244
MSP430F5242
MSP430F5239
MSP430F5237
MSP430F5234
MSP430F5232
7.6 社区资源
下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术
规范，并且不一定反映 TI 的观点；请参见 TI 的 《使用条款》。
TI E2E™ 社区
TI 的工程师交流 (E2E) 社区. 此社区的创建目的是为了促进工程师之间协作。在 e2e.ti.com 中，您可以提
问、共享知识、拓展思路，在同领域工程师的帮助下解决问题。
TI 嵌入式处理器维基网页
德州仪器 (TI) 嵌入式处理器维基网页。此网站的建立是为了帮助开发人员熟悉德州仪器 (TI) 的嵌入式处理
器，并且也为了促进与这些器件相关的硬件和软件的总体知识的创新和增长。
7.7 商标
MSP430, MSP430Ware, EnergyTrace, ULP Advisor, 适用于 MSP 微控制器的 Code Composer Studio,
E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
7.8 静电放电警告
ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序 , 可
能会损坏集成电路。
ESD 的损坏小至导致微小的性能降级 , 大至整个器件故障。 精密的集成电路可能更容易受到损坏 , 这是因为非常细微的参数更改都可
能会导致器件与其发布的规格不相符。
7.9 Export Control Notice
Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data
(as defined by the U.S., EU, and other Export Administration Regulations) including software, or any
controlled product restricted by other applicable national regulations, received from disclosing party under
nondisclosure obligations (if any), or any direct product of such technology, to any destination to which
such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior
authorization from U.S. Department of Commerce and other competent Government authorities to the
extent required by those laws.
7.10 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
版权 © 2013–2018, Texas Instruments Incorporated
器件和文档支持
99
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242
MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232
ZHCSER1B –SEPTEMBER 2013–REVISED SEPTEMBER 2018
www.ti.com.cn
8 机械、封装和可订购信息
以下页中包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通
知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。
100
机械、封装和可订购信息
版权 © 2013–2018, Texas Instruments Incorporated
提交文档反馈意见
产品主页链接: MSP430F5249 MSP430F5247 MSP430F5244 MSP430F5242 MSP430F5239 MSP430F5237
MSP430F5234 MSP430F5232
PACKAGE OPTION ADDENDUM
www.ti.com
28-Jan-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
MSP430F5232IRGZR
MSP430F5232IRGZT
MSP430F5234IRGZR
MSP430F5234IRGZT
MSP430F5237IRGCR
MSP430F5237IRGCT
MSP430F5239IRGCR
MSP430F5239IRGCT
MSP430F5242IRGZR
MSP430F5242IRGZT
MSP430F5244IRGZR
MSP430F5244IRGZT
MSP430F5247IRGCR
MSP430F5247IRGCT
MSP430F5249IRGCR
MSP430F5249IRGCT
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
RGZ
RGZ
RGZ
RGZ
RGC
RGC
RGC
RGC
RGZ
RGZ
RGZ
RGZ
RGC
RGC
RGC
RGC
48
48
48
48
64
64
64
64
48
48
48
48
64
64
64
64
2500 RoHS & Green
250 RoHS & Green
2500 RoHS & Green
250 RoHS & Green
2000 RoHS & Green
250 RoHS & Green
2000 RoHS & Green
250 RoHS & Green
2500 RoHS & Green
250 RoHS & Green
2500 RoHS & Green
250 RoHS & Green
2000 RoHS & Green
250 RoHS & Green
2000 RoHS & Green
250 RoHS & Green
NIPDAU
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
Level-3-260C-168 HR
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
F5232
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAU
F5232
F5234
F5234
F5237
F5237
F5239
F5239
F5242
F5242
F5244
F5244
F5247
F5247
F5249
F5249
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
28-Jan-2021
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
13-Jan-2021
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
MSP430F5232IRGZR
MSP430F5232IRGZT
MSP430F5234IRGZR
MSP430F5234IRGZT
MSP430F5237IRGCR
MSP430F5237IRGCT
MSP430F5239IRGCR
MSP430F5239IRGCT
MSP430F5242IRGZR
MSP430F5242IRGZT
MSP430F5244IRGZR
MSP430F5244IRGZT
MSP430F5247IRGCR
MSP430F5247IRGCT
MSP430F5249IRGCR
MSP430F5249IRGCT
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
RGZ
RGZ
RGZ
RGZ
RGC
RGC
RGC
RGC
RGZ
RGZ
RGZ
RGZ
RGC
RGC
RGC
RGC
48
48
48
48
64
64
64
64
48
48
48
48
64
64
64
64
2500
250
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
330.0
180.0
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
16.4
7.3
7.3
7.3
7.3
9.3
9.3
9.3
9.3
7.3
7.3
7.3
7.3
9.3
9.3
9.3
9.3
7.3
7.3
7.3
7.3
9.3
9.3
9.3
9.3
7.3
7.3
7.3
7.3
9.3
9.3
9.3
9.3
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
16.0
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
Q2
2500
250
2000
250
2000
250
2500
250
2500
250
2000
250
2000
250
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
13-Jan-2021
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
MSP430F5232IRGZR
MSP430F5232IRGZT
MSP430F5234IRGZR
MSP430F5234IRGZT
MSP430F5237IRGCR
MSP430F5237IRGCT
MSP430F5239IRGCR
MSP430F5239IRGCT
MSP430F5242IRGZR
MSP430F5242IRGZT
MSP430F5244IRGZR
MSP430F5244IRGZT
MSP430F5247IRGCR
MSP430F5247IRGCT
MSP430F5249IRGCR
MSP430F5249IRGCT
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
VQFN
RGZ
RGZ
RGZ
RGZ
RGC
RGC
RGC
RGC
RGZ
RGZ
RGZ
RGZ
RGC
RGC
RGC
RGC
48
48
48
48
64
64
64
64
48
48
48
48
64
64
64
64
2500
250
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
210.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
367.0
185.0
38.0
35.0
38.0
35.0
38.0
35.0
38.0
35.0
38.0
35.0
38.0
35.0
38.0
35.0
38.0
35.0
2500
250
2000
250
2000
250
2500
250
2500
250
2000
250
2000
250
Pack Materials-Page 2
GENERIC PACKAGE VIEW
RGC 64
9 x 9, 0.5 mm pitch
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224597/A
www.ti.com
PACKAGE OUTLINE
RGC0064B
VQFN - 1 mm max height
S
C
A
L
E
1
.
5
0
0
PLASTIC QUAD FLATPACK - NO LEAD
9.15
8.85
A
B
PIN 1 INDEX AREA
9.15
8.85
1.0
0.8
C
SEATING PLANE
0.08 C
0.05
0.00
2X 7.5
SYMM
EXPOSED
THERMAL PAD
(0.2) TYP
17
32
16
33
65
SYMM
2X 7.5
4.25 0.1
60X
0.5
1
48
0.30
0.18
64X
49
64
PIN 1 ID
0.1
C A B
0.5
0.3
64X
0.05
4219010/A 10/2018
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RGC0064B
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(
4.25)
SEE SOLDER MASK
DETAIL
SYMM
64X (0.6)
49
64
64X (0.24)
1
48
60X (0.5)
(R0.05) TYP
(1.18) TYP
(8.8)
65
SYMM
(0.695) TYP
(
0.2) TYP
VIA
33
16
32
17
(0.695) TYP
(1.18) TYP
(8.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
METAL UNDER
SOLDER MASK
METAL EDGE
EXPOSED METAL
SOLDER MASK
OPENING
EXPOSED
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4219010/A 10/2018
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RGC0064B
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
SYMM
64X (0.6)
64
49
64X (0.24)
1
48
60X (0.5)
(R0.05) TYP
9X ( 1.19)
65
SYMM
(8.8)
(1.39)
33
16
17
32
(1.39)
(8.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 10X
EXPOSED PAD 65
71% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
4219010/A 10/2018
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
GENERIC PACKAGE VIEW
RGZ 48
7 x 7, 0.5 mm pitch
VQFN - 1 mm max height
PLASTIC QUADFLAT PACK- NO LEAD
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224671/A
www.ti.com
PACKAGE OUTLINE
VQFN - 1 mm max height
RGZ0048A
PLASTIC QUADFLAT PACK- NO LEAD
A
7.1
6.9
B
(0.1) TYP
7.1
6.9
SIDE WALL DETAIL
OPTIONAL METAL THICKNESS
PIN 1 INDEX AREA
(0.45) TYP
CHAMFERED LEAD
CORNER LEAD OPTION
1 MAX
C
SEATING PLANE
0.08 C
0.05
0.00
2X 5.5
5.15±0.1
(0.2) TYP
13
24
44X 0.5
12
25
SEE SIDE WALL
DETAIL
SYMM
2X
5.5
1
36
0.30
0.18
PIN1 ID
(OPTIONAL)
48X
48
37
SYMM
0.1
C A B
C
0.5
0.3
48X
0.05
SEE LEAD OPTION
4219044/D 02/2022
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
VQFN - 1 mm max height
RGZ0048A
PLASTIC QUADFLAT PACK- NO LEAD
2X (6.8)
5.15)
SYMM
(
48X (0.6)
37
48
48X (0.24)
44X (0.5)
1
36
SYMM
2X
2X
(5.5)
(6.8)
2X
(1.26)
2X
(1.065)
(R0.05)
TYP
25
12
21X (Ø0.2) VIA
TYP
24
13
2X (1.065)
2X (1.26)
2X (5.5)
LAND PATTERN EXAMPLE
SCALE: 15X
SOLDER MASK
OPENING
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
EXPOSED METAL
EXPOSED METAL
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4219044/D 02/2022
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
VQFN - 1 mm max height
RGZ0048A
PLASTIC QUADFLAT PACK- NO LEAD
2X (6.8)
SYMM
(
1.06)
37
48X (0.6)
48
48X (0.24)
44X (0.5)
1
36
SYMM
2X
2X
(5.5)
(6.8)
2X
(0.63)
2X
(1.26)
(R0.05)
TYP
25
12
24
13
2X
(1.26)
2X (0.63)
2X (5.5)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
67% PRINTED COVERAGE BY AREA
SCALE: 15X
4219044/D 02/2022
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
重要声明和免责声明
TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，
不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验
证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务，TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022，德州仪器 (TI) 公司
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明