PT5826 [TI]

16-A 12-V Input Adjustable Integrated Switching Regulator; 16 -A 12 - V输入可调集成开关稳压器


型号：	PT5826
厂家：	TEXAS INSTRUMENTS
描述：	16-A 12-V Input Adjustable Integrated Switching Regulator 16 -A 12 - V输入可调集成开关稳压器稳压器开关
文件：	总10页 (文件大小：174K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

PT5820 Series

16-A 12-V Input Adjustable

Integrated Switching Regulator

SLTS172

(Released 8/23/2002)

Features

• 12V Input

• Thermal Shutdown

• DSP Compatible

• Low-Profile (8mm)

• Small Footprint

• High Efficiency (90+%)

• Output Margin Control ( 5%)

• Adjustable Output Voltage

• On/Off Enable Function

• Over-Current Protection

(0.736 in², Suffix ‘N’)

• Solderable Copper Case

• Surface Mount Compatible

Description

Pin-Out Information

Ordering Information

Pin Function

PT 5827r = 5.0 Volts

PT 5821r = 3.3 Volts

PT 5822r = 2.5 Volts

PT 5823r = 1.8 Volts

PT 5824r = 1.5 Volts

PT 5825r = 1.2 Volts

PT 5826r = 1.0 Volts

The PT5820 Excalibur™ series of integrated

switching regulators (ISRs) combines outstand-

ing power density with a comprehensive list of

features. They are an ideal choice for applications

where board space is a premium and performance

cannot be compromised. These modules provide

a full 16A of output current, yet are housed in a

low-profile, 18-pin, package. The integral copper

case construction requires no heatsink, and offers

the advantages of solderability and a small foot-

print (0.736 in² for suffix ‘N’). Both through-hole

and surface mount pin configurations are available.

The PT5820 series operates from a 12-V input

bus and provides a convenient point-of-load power

source for the industry’s latest high-performance

DSPs and microprocessors. The series includes

output voltage options as low as 1.0VDC.

V_oAdjust

Inhibit *

Margin Down

Margin Up

V_in

Sense(–)

GND

V_out

PT Series Suffix

(PT1234x)

Case/Pin

Configuration

O rder

Suffix

Package

Code

Vertical

Horizontal

SMD

(EPP)

(EPQ)

(EPS)

(Reference the applicable package code draw-

ing for the dimensions and PC board layout)

V_out

Other features include external output voltage

adjustment, a 5% margin control, on/off enable,

short circuit protection, and thermal shutdown. A

560-µF input capacitor and 330µF output capacitor

are required for proper operation.

Sense(+)

* For Inhibit pin:

Open = output enabled

Ground = output disabled

Standard Application

Margin Down

Margin Up

V_oAdjust

Sense(+)

V_OUT

5, 6, 7

14–17

V_IN

PT5820

9–13

C_IN

C_OUT

560µF

(Required)

330µF

(Required)

Sense(–)

Inhibit

GND

C_in= Required 560µF

C_out= Required 330µF (Note 3)

For technical support and more information, see inside back cover or visit www.ti.com

PT5820 Series

16-A 12-V Input Adjustable

Integrated Switching Regulator

Performance Specifications (Unless otherwise stated, T_a=25°C, V_in=12V, C_in=560µF, C_out=330µF, and I_o=I_omax)

PT5820 Series

Typ

Characteristics

Symbols

Conditions

Min

Max

Units

Output Current

I_o

V_in

—

0.5

13.2

—

%V_o

Input Voltage Range

Set-Point Voltage Tolerance

Temperature Variation

Line Regulation

Load Regulation

Total Output Variation

Over I_orange

10.8

—

V_otol

∆Reg_temp

∆Reg_line

∆Reg_load

∆Reg_tot

–40°C <T_a< +85°C

Over V_inrange

Over I_orange

Includes set-point, line, load,

—

%V_o

–40°C ≤ T_a≤ +85°C

Efficiency

PT5827 (5.0V)

PT5821 (3.3V)

PT5822 (2.5V)

PT5823 (1.8V)

PT5824 (1.5V)

PT5825 (1.2V)

PT5826 (1.0V)

—

V_oRipple (pk-pk)

V_r

20MHz bandwidth

—

mVpp

Transient Response

1A/µs load step, 50% to 100% I_omax,

Recovery Time

V_oover/undershoot

t_tr

—

µSec

∆V_tr

Over-Current Threshold

Output Voltage Adjust

I_TRIP

V_oadj

Reset, followed by auto-recovery

—

with V_oAdjust

with Margin Up/Down

Switching Frequency

ƒ_s

Over V_inand I_oranges

300

350

400

kHz

Inhibit Control (pin 2)

Input High Voltage

Input Low Voltage

Referenced to GND (pins 9–13)

(1)

V_IH

V_IL

I_IL

V_in–0.5

–0.2

—

–0.5

—

TBD

Open

0.8

—

TBD

+85

—

Input Low Current

Pin 2 to GND

µF

°C

Standby Input Current

I_instandby

C_in

C_out

(2)

External Input Capacitance

External Output Capacitance

Operating Temperature Range

Over-Temperature Shutdown

560

(3)

330

(4)

Over V_inrange

Center of case, auto-reset

–40

—

OTP

V_o≥3.3V

V_o≤2.5V

°C

Storage Temperature

Reliability

MTBF

—

-40

—

+125

°C

Per Bellcore TR-332

6.3

—

10⁶Hrs

50% stress, T_a=40°C, ground benign

Mechanical Shock

Mil-STD-883D, Method 2002.3

Half Sine, mounted to a fixture

—

TBD

—

G’s

Mechanical Vibration

Mil-STD-883D, Method 2007.2,

20-2000 Hz, PCB mounted

—

Vertical

(5)

Horizontal

—

TBD

—

G’s

grams

Weight

Flammability

—

Materials meet UL 94V-0

Notes: (1) The Inhibit control (pin 2) has an internal pull-up to 12V (V_in), and if left open-circuit the module will operate when input power is applied. A small

low-leakage (<100nA) MOSFET is recommended to control this input. See application notes for more information.

(2) A 560µF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimumm of 1.3Arms of ripple current. For

further information, consult the related application note on capacitor selection.

(3) An external 330µF output capacitor is required for proper operation. Distributed load capacitance can be included in this value.

(4) See SOA curves or consult factory for the appropriate derating.

(5) The case pins on the through-hole package types (suffixes N & A) must be soldered. For more information see the applicable package outline drawing.

For technical support and more information, see inside back cover or visit www.ti.com

PT5820 Series

16-A 12-V Input Adjustable

Integrated Switching Regulator

Pin Descriptions

+Vin: The positive supply voltage input for the module

Inhibit: This is an active low input, which is referenced

to GND. Driving this pin to GND disables the module’s

output voltage. If Inhibit is left open-circuit, the output

will be active whenever a valid input source is applied.

with respect to the common GND.

+Vo: This is the regulated output voltage from the mod-

ule with respect to the common GND.

V_oAdjust: This pin is used to trim the output voltage to a

value within a range of up to 10% of the setpoint. The

adjustment requires an external resistor. The resistor is

connected from V_oAdjust, to either the Sense(–) or Sense(+),

in order to adjust the output voltage either up or down,

respectively.

GND: The common GND node to which the input, out-

put, and external control signals are referenced.

Sense(–): Provides the regulator with the ability to sense

the set-point voltage directly across the load. For opti-

mum output voltage accuracy this pin should always be

connected to GND, even for applications that demand a

relatively light load.

Margin Up: When this pin is connected to Sense(–), the

output voltage is increased by 5% of the nominal setpoint.

The Margin Up and Margin Down control inputs provide

a convenient method for testing the operation of the

load circuit over a 5% variation in the supply voltage.

Sense(+): When used with Sense(–), the regulation cir-

cuitry will compensate for voltage drop between the

converter and the load. The pin may be left open circuit,

but connecting it to +V_owill optimize load regulation..

Margin Down: When this pin is connected to Sense(–), the

output voltage is decreased by approximately 5% from

the nominal.

Typical Characteristics

Performance Data; V_in=12.0V (See Note A)

Efficiency vs Output Current

Power Dissipation vs Output Current

100

PT5827

PT5821

PT5827

PT5822

PT5821

PT5823

PT5824

PT5826

PT5825

PT5826

Iout (A)

Output Ripple vs Output Current

PT5827

PT5821

PT5822

PT5823

PT5824

PT5825

PT5826

Iout (A)

Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR.

Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer’s maximum rated operating temperatures.

For technical support and more information, see inside back cover or visit www.ti.com

Typical Characteristics

PT5820 Series

16-A 12-V Input Adjustable

Integrated Switching Regulator

Safe Operating Curves, V_in=12V (See Note B)

PT5827, V_out=5V

Airflow

200LFM

120LFM

60LFM

Nat conv

Iout (A)

PT5821, V_out=3.3V

Airflow

200LFM

120LFM

60LFM

Nat conv

Iout (A)

PT5822 .. PT5826, V_out≤2.5V

Airflow

200LFM

120LFM

60LFM

Nat conv

Iout (A)

Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR.

Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer’s maximum rated operating temperatures.

For technical support and more information, see inside back cover or visit www.ti.com

Application Notes

PT5820 Series

Operating Features of the PT5820 Series of

Step-Down Integrated Switching Regulators

Over-Current Protection

Under-Voltage Lockout (UVLO)

To protect against load faults, the PT5820 series incor-

porates output over-current protection. Applying a load

that exceeds the regulator’s over-current threshold (see

data sheet specifications) will cause the regulated output

to shut down. Following shutdown the ISR will periodi-

cally attempt to recover by initiating a soft-start power-up.

This is often described as a “hiccup” mode of operation,

whereby the module continues in the cycle of successive

shutdown and power up until the load fault is removed.

During this period, the average current flowing into the

fault is significantly reduced. Once the fault is removed,

the converter automatically recovers and returns to normal

operation.

The PT5820 series of non-isolated step-down ISRs

incorporate an under-voltage lockout (UVLO) function.

The UVLO provides a clean transition during power-up

and power-down, allowing the regulator to tolerate a

slowly rising input voltage. The UVLO prevents opera-

tion of the regulator until the input voltage is at or above

above the UVLO threshold. The UVLO threshold is just

below the minimum input voltage. Until the input voltage

is above this threshold, the status of the Inhibit control

(pin 2) is overriden, and the module will not produce an

output. When the minimum input voltage of 10.8V is

applied, the output status is determined by the Inhibit

control. If the Inhibit pin is open-circuit (not grounded),

the module will automatically power up. (Note: Even

though the applied input voltage may be above the UVLO

threshold, operation to the published specifications requires

that the input voltage be at or above the minimum specified.

Operation of the module below the minimum input voltage is

not recommended).

Thermal Shutdown

The PT5820 series ISRs incorporate thermal shutdown,

which protects the module’s internal circuitry against

excessively high temperatures. A rise in the temperature

of the internal components may be the result of a drop

in airflow, or a high ambient temperature. If the module’s

internal temperature exceeds the shutdown threshold

(see data sheet specifications), the regulator output is

disabled and the output voltage is reduced to zero. The

recovery is automatic, and begins with a soft-start power

up. It occurs when the the sensed temperature decreases

by about 10°C below the trip point.

Soft-Start Power Up

Following either the application of a valid input source

voltage, or the removal of a ground signal to the Inhibit

control pin (with input power applied), the regulator will

initiate a soft-start power up. The soft start slows the

rate at which the output voltage rises, and also introduces a

short time delay, t_d(approx. 10–15ms). Figure 1-1 shows

the power-up characteristic of a PT5821 (3.3V). The

delay time, t_d, is measured from the point at which the

input voltage rises above the UVLO threshold to when

the output voltage starts to rise. During this period the

output of the regulator will assert a low impedance to

ground. This has the effect of discharging any residual

voltage across the output capacitors, and will crowbar

any voltage supplied from external sources.

Note: The over-temperature protection is a last resort mecha-

nism to prevent thermal stress to the regulator. Operation at

or close to the thermal shutdown temperature is not recom-

mended and will reduce the long-term reliability of the module.

Always operate the regulator within the specified Safe Operating

Area (SOA) limits for the worst-case conditions of ambient

temperature and airflow.

Output Voltage Adjustment

The PT5820 series ISRs offer OEMs two alternative

methods of output voltage adjustment. The Margin Up

and Margin Down control inputs provide a convenient

method of adjusting the output voltage by a nominal

5% of the factory setpoint voltage. For a more perma-

nent and precise method of adjustment, the V_oAdjust

control allows the output to be adjusted in any incre-

ment by up to 10%. For more information on this

subject, consult the related application note on output

voltage adjustment.

Figure 1-1; Soft-Start Power Up

Vo (2V/Div)

Vin (5V/Div)

HORIZ SCALE: 5ms/Div

For technical support and more information, see inside back cover or visit www.ti.com

Application Notes

PT5820 Series

Using the Inhibit Control of the PT5820 Series

of Step-Down Regulators

For applications requiring output voltage On/Off control,

the PT5820 series of ISRs incorporate an inhibit function.

This function can be used wherever there is a requirement

for the output voltage from the ISR to be turned off. The

On/Off function is provided by the Inhibit control (pin 2).

Turn-On Time: In the circuit of Figure 2-1, turning Q₁on

applies a low-voltage to the Inhibit control (pin 2) and

disables the output of the regulator ². If Q₁is then turned

off, the ISR executes a soft-start power up. Power up

consists of a short delay period, t_d(approx. 10-15msec) ,

followed by a period in which the output voltage rises

to its full regulation voltage. The module produces a

regulated output voltage within 20msec. Figure 2-2

shows the typical rise in both the output voltage and

input current for a PT5821 (3.3V), following the turn-

off of Q₁. The turn off of Q₁corresponds to the rise in the

waveform, Q₁V_ds. The waveforms were measured with a

12VDC input voltage, and 10-A load.

The ISR functions normally with pin 2 open-circuit,

providing a regulated output whenever a valid source

voltage is applied between V_in(pins 5–7) and GND (pins

11–13). When a low-level ground signal is applied to

pin 2, the regulator output is turned off.

Figure 2-1 shows the typical application of the Inhibit

function. Note the discrete transistor (Q₁). The Inhibit

control has its own internal pull-up to +V_inpotential. An

open-collector or open-drain device is required to control

this input . The voltage thresholds are given in Table 2-1.

Figure 2-2

Table 2-1; Inhibit Control Requirements

Parameter

Min

Typ

Max

Enable (V

)

– 0.5V

—

Open

+0.8V

—

Vo (2V/Div)

Iin (2A/Div)

Disable (V

)

–0.2V

—

–0.5 mA

Figure 2-1

Q1 Vds (10V/Div)

Output Sense (+)

HORIZ SCALE: 5ms/Div

V_IN

V_OUT

5, 6, 7

14–17

PT5820

9–13

Notes:

1. Use an open-collector device with a breakdown voltage

of at least 15V (preferably a discrete transistor) for the

Inhibit input. A pull-up resistor is not necessary. To disable

the output voltage the control pin should be pulled low

to less than +0.8VDC.

C_IN

560µF

C_OUT

330µF

Q₁

BSS138

1 =Inhibit

GND

Output Sense (–)

GND

2. When a ground signal is applied to the Inhibit control

(pin 2) the module output is turned off. The output

voltage decays to zero as the load impedance discharges

the output capacitors.

3. During the period ‘t_d’ in Figure 2-2 the module will

assert a low impedance to ground. This will discharge any

residual voltage across the output capacitors, and will

crowbar any voltage supplied from external sources.

For technical support and more information, see inside back cover or visit www.ti.com

Application Notes

PT5820 Series

Adjusting the Output Voltage of the

PT5820 Series of Step-Down ISRs

V_oAdjust Resistor Calculations

Using Margin Up/ Margin Down

The values of R₁[adjust up] and (R₂) [adjust down] can

also be calculated using the following formulas. Again, use

Figure 3-1for the placement of the required resistor;

either R₁or (R₂) as appropriate.

The Margin Up (pin 4) and Margin Down (pin 3) control

inputs allow the output voltage to be easily adjusted by

approximately 5% of the the set-point voltage. These

control inputs provide a convenient method for applying

a momentary adjustment to test a load circuit’s supply

voltage margins. To activate, simply connect the appro-

priate control input to the Sense(–) (pin 8), or the local

starpoint ground. Either a logic level MOSFET or a

p-channel JFET is recommended for this application.

V_r· R_o

R₁

– 24.9

kΩ

V_a– V_o

R_o(V_a– V_r)

V_o– V_a

(R₂)

Using the ‘V_oAdjust’ Control

For a more permanent and precise adjustment, use the

Vo Adjust control (pin 1). The V_oAdjust control allows

adjustment in any increment by up to 10% of the set-

point. The adjustment method requires the addition of a

single external resistor. Table 3-1 gives the allowable

adjustment range for each model of the series as V_a(min)

and V_a(max). The value of the external resistor can either

be calculated using the formulas given below, or simply

selected from the range of values provided in Table 3-2.

Refer to Figure 3-1 for the placement of the required

resistor. Use the resistor R₁to adjust up, and the resistor

(R₂) to down.

Where: V_o= Original output voltage

V_a= Adjusted output voltage

V_r= The reference voltage in Table 3-1

R_o= The resistance constant in Table 3-1

Figure 3-1; V_oAdjust Resistor Placement

Sense (+) [Note 3]

(R₂)

Sense(+)

Adj Down

Adjust Up: An increase in the output voltage is obtained

by adding a resistor R₁, between V_oAdjust (pin 1) and

Sense(–) (pin 8). See Figure 3-1.

V_OUT

14–17

V_OUT

PT5820

GND

9–13

Sense(–) V_OAdj

C_OUT

330µF

(Optional)

Adjust Down: Add a resistor (R₂), between V_oAdjust (pin 1)

and Sense(+) (pin 18). See Figure 3-1.

Notes:

R₁

1. Use a 1% (or better) tolerance resistor in either the R₁or

(R₂) location. Place the resistor as close to the ISR as

possible.

Adjust Up

Sense (–)

GND

2. Never connect capacitors from V_oAdjust to either GND or

V_out. Any capacitance added to the V_oAdjust pin will affect

the stability of the ISR.

3. If the remote sense feature is not being used, the adjust

resistor (R₂) can be connected to V_out, (pins 14-17) instead

of Sense (+).

Table 3-1

ISR OUTPUT VOLTAGE ADJUSTMENT RANGE AND FORMULA PARAMETERS

Series Pt. No.

PT5827

PT5821

PT5822

PT5823

PT5824

PT5825

PT5826

(nom)

(min)

(max)

5.0V

4.0V

5.5V

1.27V

10.0

3.3V

2.6V

3.63V

0.8V

10.2

2.5V

2.0V

2.8V

0.8V

10.7

1.8V

1.52V

2.1V

0.8V

10.2

1.5V

1.31V

1.82V

0.8V

9.76

1.2V

1.1V

1.52V

0.8V

1.0V

0.94V

1.32V

0.8V

(kΩ)

10.0

10.2

For technical support and more information, see inside back cover or visit www.ti.com

Application Notes continued

PT5820 Series

Table 3-2

ISR ADJUSTMENT RESISTOR VALUES

Series Pt. No.

V_o(nom)

PT5827

5.0V

PT5821

3.3V

PT5822

2.5V

PT5823

1.8V

PT5824

1.5V

PT5825

1.2V

PT5826

1.0V

V_a(req.d)

5.50

5.40

5.30

5.20

5.10

5.00

4.90

4.80

4.70

4.60

4.50

4.40

4.30

4.20

4.10

4.00

•

0.5kΩ

6.9kΩ

2.800

2.750

2.700

2.650

2.600

2.550

2.500

2.450

2.400

2.350

2.300

2.250

2.200

2.150

2.100

2.050

2.000

1.950

1.900

1.850

1.800

1.750

1.700

1.650

1.600

1.550

1.500

1.475

1.450

1.425

1.400

1.375

1.350

1.325

1.300

1.275

1.250

1.225

1.200

1.175

1.150

1.125

1.100

1.075

1.050

1.025

1.000

0.975

0.950

3.6KΩ

9.3KΩ

17.4kΩ

38.6kΩ

102.0kΩ

17.9KΩ

32.2KΩ

60.7KΩ

146.0KΩ

(338.0)kΩ

(152.0)kΩ

(89.4)kΩ

(58.3)kΩ

(39.7)kΩ

(27.3)kΩ

(18.4)kΩ

(11.7)kΩ

(6.5)kΩ

(321.0)kΩ

(146.0)kΩ

(85.7)kΩ

(55.3)kΩ

(37.2)kΩ

(25.0)kΩ

(16.4)kΩ

(9.9)kΩ

2.3kΩ

7.7kΩ

(2.4)kΩ

(4.8)kΩ

(0.8)kΩ

15.9kΩ

29.5kΩ

56.7kΩ

138.0kΩ

3.60

3.55

3.50

3.45

3.40

3.35

3.30

3.25

3.20

3.15

3.10

3.05

3.00

2.95

2.90

2.85

2.80

2.75

2.70

2.65

2.60

2.3kΩ

7.7kΩ

15.9kΩ

29.5kΩ

56.7kΩ

138.0kΩ

1.1kΩ

6.3kΩ

(169.0)kΩ

(66.9)kΩ

(32.9)kΩ

(15.9)kΩ

(5.7)kΩ

14.1kΩ

27.2kΩ

53.2kΩ

131.0kΩ

(475.0)kΩ

(220.0)kΩ

(135.0)kΩ

(92.4)kΩ

(66.9)kΩ

(49.9)kΩ

(37.5)kΩ

(28.6)kΩ

(21.6)kΩ

(15.9)kΩ

(11.3)kΩ

(7.4)kΩ

1.8kΩ

4.2kΩ

(239.0)kΩ

(102.0)kΩ

(56.4)kΩ

(33.7)kΩ

(20.0)kΩ

(10.9)kΩ

(4.4)kΩ

7.1kΩ

10.7kΩ

15.1kΩ

20.8kΩ

28.4kΩ

39.1kΩ

55.1kΩ

81.8kΩ

135.0kΩ

295.0kΩ

2.3kΩ

4.8kΩ

(4.1)kΩ

7.7kΩ

(1.3)kΩ

11.4kΩ

15.9kΩ

21.7kΩ

29.5kΩ

40.4kΩ

56.7kΩ

83.9kΩ

138.0kΩ

302.0KΩ

(125.0)kΩ

(45.1)kΩ

(18.4)kΩ

(5.1)kΩ

(46.5)kΩ

(5.7)kΩ

R₁= Black R₂= (Blue)

For technical support and more information, see inside back cover or visit www.ti.com

Application Notes

PT5820 Series

Tantalum Capacitors

Capacitor Recommendations for the

PT5820 Regulator Series

Tantalum type capacitors can be used for the output but

only the AVX TPS, Sprague 593D/594/595 or Kemet

T495/T510 series. These capacitors are recommended

over many other tantalum types due to their higher rated

surge, power dissipation, and ripple current capability.

As a caution the TAJ series by AVX is not recommended.

This series has considerably higher ESR, reduced power

dissipation, and lower ripple current capability. The TAJ

series is less reliable than the AVX TPS series when deter-

mining power dissipation capability. Tantalum or Oscon®

types are recommended for applications where ambient

temperatures fall below 0°C.

Input Capacitor:

The recommended input capacitance is determined by

1.3 ampere minimum ripple current rating and 560µF

minimum capacitance.

Ripple current and <100mΩ equivalent series resistance

(ESR) values are the major considerations, along with

temperature, when designing with different types of

capacitors. Tantalum capacitors have a recommended

minimum voltage rating of twice the maximum DC

voltage + AC ripple. This is necessary to insure reli-

ability for input voltage bus applications.

Capacitor Table

Table 1 identifies the characteristics of capacitors from a

number of vendors with acceptable ESR and ripple cur-

rent (rms) ratings. The number of capacitors required at

both the input and output buses is identified for each

capacitor type.

Output Capacitors:

The maximum allowable ESR of the output capacitor is

150mΩ. Electrolytic capacitors have marginal ripple

performance at frequencies greater than 400kHz but

excellent low frequency transient response. Above the

ripple frequency, ceramic capacitors are necessary to

improve the transient response and reduce any high

frequency noise components apparent during higher

current excursions. Preferred low ESR type capacitor

part numbers are identified in Table 4-1.

This is not an extensive capacitor list. Capacitors from other

vendors are available with comparable specifications. Those listed

are for guidance. The RMS ripple current rating and ESR

(Equivalent Series Resistance at 100kHz) are critical parameters

necessary to insure both optimum regulator performance and

long capacitor life.

Table 4-1: Input/Output Capacitors

Capacitor Vendor/

Series

Capacitor Characteristics

Quantity

Working

Voltage

Value(µF)

(ESR) Equivalent

Series Resistance

105°C Maximum

Ripple

Physical

Size(mm)

Input

Bus

Output

Bus

Vendor Part Number

Current(Irms)

Panasonic

FC (Radial)

35V

25V

680

330

1000

0.043Ω

0.090Ω

0.038Ω

1655mA

755mA

1690mA

12.5×20

10×12.5

16×15

N/R ⁽¹⁾

EEUFC1V681

EEUFC1E331

EEUFC1E102S

FC/FK (Surface Mtg)

50V

35V

50V

1000

680

1000

0073Ω

0.060Ω

0.073Ω

1610mA

1100mA

1610mA

16×16.5

12.5×13.5

16×16.5

1 ⁽²⁾

EEVFK1H102M

EEVFK1V681Q (Vo<2.6V)

EEVFK1H102M

United Chemi-con

LXZ/LXV Series

MVY (Surface Mtg)

35V

25V

680

330

0.037Ω

0.068Ω

0.15Ω

1660mA

1050mA

670mA

12.5×20

10×16

10×10.3

LXZ35VB681M12X20LL

LXV35VB102M16X20LL(Vo<2.6V)

MVY25VC331M10X10TP

1 ⁽²⁾

N/R ⁽¹⁾

Nichicon

PL Series

35V

25V

680

1270

0.042Ω

0.055Ω

1540mA

1270mA

18×15

16×15

1 ⁽²⁾

UPL1V681MHH6

UPL1E122MHH6 (Vo<2.6V)

PM Series

25V

820

0.049Ω

1340mA

16×15

UPM1E821MHH6

Os-con:

N/R ⁽¹⁾

10SS330M (V_o<5.1V)

16SVP330M

10V

16V

330

0.025Ω

0.016Ω

3500mA

4700mA

10×10.5

11×12

SVP (surface Mount)

Old SV Series

AVX Tantalum

TPS (Surface Mtgt)

10V

330

0.1Ω

0.06Ω

>2500mA

>3000mA

7.3L

×5.7W

×4.1H

N/R ⁽¹⁾

TPSE337M010R0100 (V_o<5.1V)

TPSV337M010R0060 (V_o<5.1V)

Kemet Tantalum

T520/T495 Series

(Surface Mount)

10V

6.3V

330

220

0.040Ω

0.07Ω

1600mA

>2000mA

4.3W

×7.3L

×4.0H

N/R ⁽¹⁾

520X337M010AS

T495X227M0100AS

Sprague Tantalum

594D Series

(Surface Mount)

10V

330

0.045Ω

2360mA

7.2L

×6W

×4.1H

N/R ⁽¹⁾

594D337X0010R2T

(1) N/R –Not recommended. The voltage rating does not meet the minimum operating limits.

(2) Recommended Input capacitor when V_o<2.6V; lower RMS mA required .

For technical support and more information, see inside back cover or visit www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,

enhancements, improvements, and other changes to its products and services at any time and to discontinue

any product or service without notice. Customers should obtain the latest relevant information before placing

orders and should verify that such information is current and complete. All products are sold subject to TI’s terms

and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI

deems necessary to support this warranty. Except where mandated by government requirements, testing of all

parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for

their products and applications using TI components. To minimize the risks associated with customer products

and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,

in which TI products or services are used. Information published by TI regarding third–party products or services

does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.

Use of such information may require a license from a third party under the patents or other intellectual property

of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without

alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction

of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for

such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that

product or service voids all express and any implied warranties for the associated TI product or service and

is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments

Post Office Box 655303

Dallas, Texas 75265

PT5826 [TI]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E