SN54ABT162827A [TI]
20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS; 20位缓冲器/驱动器，具有三态输出
| 型号： | SN54ABT162827A |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| 文件： | 总11页 (文件大小：203K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈ ꢉ ꢊ ꢉ ꢋ ꢄꢌ ꢀꢁ ꢋꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢊꢉꢋ ꢄ
ꢉ ꢍ ꢎꢅꢏ ꢆ ꢅꢐꢑ ꢑ ꢒꢓꢀꢔ ꢕ ꢓꢏ ꢖ ꢒꢓ ꢀ
ꢗ ꢏꢆ ꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚ ꢐꢆ ꢛ ꢐꢆꢀ
SCBS248F − JULY 1993 − REVISED JUNE 2004
SN54ABT162827A . . . WD PACKAGE
SN74ABT162827A . . . DGG OR DL PACKAGE
(TOP VIEW)
D
D
Members of the Texas Instruments
Widebus Family
Output Ports Have Equivalent 25-Ω Series
Resistors, So No External Resistors Are
Required
1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1OE1
1Y1
1Y2
GND
1Y3
1Y4
1OE2
1A1
1A2
GND
1A3
1A4
2
D
D
D
D
D
D
High-Impedance State During Power Up
and Power Down
3
4
5
Typical V
(Output Ground Bounce)
OLP
6
<1 V at V
= 5 V, T = 25°C
CC
A
7
V
V
CC
CC
Distributed V
High-Speed Switching Noise
and GND Pins Minimize
CC
8
1Y5
1Y6
1Y7
GND
1Y8
1Y9
1Y10
2Y1
2Y2
2Y3
GND
2Y4
2Y5
2Y6
1A5
1A6
1A7
GND
1A8
1A9
1A10
2A1
2A2
2A3
GND
2A4
2A5
2A6
9
I
and Power-Up 3-State Support Hot
off
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Insertion
Flow-Through Architecture Optimizes PCB
Layout
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
description/ordering information
The ’ABT162827A devices are noninverting
20-bit buffers composed of two 10-bit buffers with
separate output-enable signals. For either 10-bit
buffer, the two output-enable (1OE1 and 1OE2, or
2OE1 and 2OE2) inputs must both be low for the
corresponding Y outputs to be active. If either
output-enable input is high, the outputs of that
10-bit buffer are in the high-impedance state.
V
V
CC
CC
2Y7
2Y8
GND
2Y9
2Y10
2OE1
2A7
2A8
GND
2A9
2A10
2OE2
The outputs, which are designed to source or sink
up to 12 mA, include equivalent 25-Ω series
resistors to reduce overshoot and undershoot.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74ABT162827ADL
SSOP − DL
ABT162827A
Tape and reel
SN74ABT162827ADLR
SN74ABT162827ADGGR
SNJ54ABT162827AWD
−40°C to 85°C
−55°C to 125°C
TSSOP − DGG Tape and reel
CFP − WD Tube
ABT162827A
SNJ54ABT162827AWD
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
Copyright 2004, Texas Instruments Incorporated
ꢐ ꢁ ꢜꢒꢀꢀ ꢚ ꢆꢘ ꢒꢓꢗ ꢏꢀ ꢒ ꢁ ꢚꢆꢒꢕ ꢝꢞ ꢟꢠ ꢡꢢꢣ ꢤꢥꢦ ꢧꢝ ꢣꢢ ꢧꢝꢨ ꢟꢧꢠ ꢛꢓ ꢚ ꢕ ꢐ ꢩꢆ ꢏꢚ ꢁ
ꢝ
ꢕ
ꢄ
ꢆ
ꢄ
ꢟ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢤ
ꢫ
ꢫ
ꢦ
ꢧ
ꢝ
ꢨ
ꢠ
ꢢ
ꢪ
ꢬ
ꢤ
ꢭ
ꢮ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢡ
ꢨ
ꢦ
ꢯ
ꢛ
ꢫ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢠ
ꢣ
ꢢ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢝ
ꢢ
ꢠ
ꢬ
ꢦ
ꢣ
ꢟ
ꢪꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢬ
ꢦ
ꢫ
ꢝ
ꢞ
ꢦ
ꢝ
ꢦ
ꢫ
ꢥ
ꢠ
ꢢ
ꢪ
ꢆ
ꢦ
ꢰ
ꢨ
ꢠ
ꢏ
ꢧ
ꢠ
ꢝ
ꢫ
ꢤ
ꢥ
ꢦꢧ
ꢝ
ꢠ
ꢠꢝ
ꢨ
ꢧ
ꢡ
ꢨ
ꢫ
ꢡ
ꢱ
ꢨ
ꢫ
ꢫ
ꢨ
ꢧ
ꢝ
ꢲ
ꢯ
ꢛ
ꢫ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢟ
ꢢ
ꢧ
ꢬꢨ ꢫ ꢨ ꢥ ꢦ ꢝ ꢦ ꢫ ꢠ ꢯ
ꢬ
ꢫ
ꢢ
ꢣ
ꢦ
ꢠ
ꢠ
ꢟ
ꢧ
ꢳ
ꢡ
ꢢ
ꢦꢠ
ꢧ
ꢢ
ꢝ
ꢧ
ꢦ
ꢣꢦ
ꢠ
ꢠ
ꢨ
ꢫ
ꢟ
ꢮ
ꢲ
ꢟ
ꢧ
ꢣ
ꢮ
ꢤ
ꢡ
ꢦ
ꢝ
ꢦ
ꢠ
ꢝ
ꢟ
ꢧ
ꢳ
ꢢ
ꢪ
ꢨ
ꢮ
ꢮ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢈ ꢉꢊ ꢉꢋ ꢄꢌ ꢀ ꢁꢋ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢊ ꢉꢋ ꢄ
ꢉꢍ ꢎꢅꢏ ꢆ ꢅ ꢐꢑ ꢑ ꢒ ꢓꢀ ꢔ ꢕꢓ ꢏ ꢖꢒ ꢓꢀ
ꢗꢏ ꢆꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚꢐꢆ ꢛ ꢐꢆꢀ
SCBS248F − JULY 1993 − REVISED JUNE 2004
description/ordering information (continued)
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry
off
off
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
To ensure the high-impedance state during power up or power down, OE shall be tied to V
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
through a pullup
CC
FUNCTION TABLE
(each 10-bit buffer)
INPUTS
OUTPUT
Y
OE1
L
OE2
L
A
L
L
H
Z
Z
L
L
H
X
X
H
X
X
H
logic diagram (positive logic)
1
28
1OE1
2OE1
56
29
1OE2
2OE2
55
2
42
15
1Y1
2Y1
1A1
2A1
To Nine Other Channels
To Nine Other Channels
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
CC
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
I
Voltage range applied to any output in the high or power-off state, V
. . . . . . . . . . . . . . . . . . . −0.5 V to 5.5 V
O
Current into any output in the low state, I
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA
O
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −18 mA
IK
I
Output clamp current, I
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
OK
O
Package thermal impedance, θ (see Note 2): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64°C/W
JA
DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Storage temperature range, T
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈ ꢉ ꢊ ꢉ ꢋ ꢄꢌ ꢀꢁꢋ ꢃ ꢄꢅꢆ ꢇꢈ ꢉꢊꢉ ꢋꢄ
ꢉ ꢍ ꢎꢅꢏ ꢆ ꢅꢐꢑ ꢑ ꢒꢓꢀ ꢔ ꢕꢓ ꢏ ꢖꢒ ꢓꢀ
ꢗ ꢏꢆ ꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚ ꢐꢆ ꢛ ꢐꢆꢀ
SCBS248F − JULY 1993 − REVISED JUNE 2004
recommended operating conditions (see Note 3)
SN54ABT162827A SN74ABT162827A
UNIT
MIN
4.5
2
MAX
MIN
4.5
2
MAX
V
V
V
V
Supply voltage
5.5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
Input voltage
IH
0.8
0.8
V
IL
0
V
0
V
CC
V
I
CC
−3
I
I
High-level output current
Low-level output current
Input transition rise or fall rate
Power-up ramp rate
−12
12
mA
mA
ns/V
µs/V
°C
OH
OL
8
∆t/∆V
∆t/∆V
10
10
200
−55
200
−40
CC
T
A
Operating free-air temperature
125
85
NOTE 3: All unused inputs of the device must be held at V
or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
CC
ꢛ
ꢓ
ꢚ
ꢕ
ꢐ
ꢩ
ꢆ
ꢛ
ꢓ
ꢒ
ꢖ
ꢏ
ꢒ
ꢗ
ꢟ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢢ
ꢧ
ꢣ
ꢦ
ꢫ
ꢧ
ꢠ
ꢬ
ꢫ
ꢢ
ꢡ
ꢤ
ꢡꢦ ꢠ ꢟ ꢳꢧ ꢬꢞ ꢨ ꢠ ꢦ ꢢꢪ ꢡꢦ ꢴ ꢦ ꢮꢢ ꢬꢥꢦ ꢧꢝꢯ ꢩ ꢞꢨ ꢫꢨ ꢣꢝ ꢦꢫ ꢟꢠ ꢝꢟ ꢣ ꢡꢨ ꢝꢨ ꢨꢧ ꢡ ꢢꢝ ꢞꢦꢫ
ꢣ
ꢝ
ꢠ
ꢟ
ꢧ
ꢝ
ꢞ
ꢦ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢴ
ꢦ
ꢢ
ꢫ
ꢠ
ꢬ
ꢦ
ꢣ
ꢟ
ꢪ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢨ
ꢫ
ꢦ
ꢡ
ꢦ
ꢠ
ꢟ
ꢳ
ꢧ
ꢳ
ꢢ
ꢨ
ꢮ
ꢠ
ꢯ
ꢆ
ꢦ
ꢰ
ꢨ
ꢠ
ꢏ
ꢧ
ꢠ
ꢝ
ꢫ
ꢤ
ꢥ
ꢦ
ꢧ
ꢣ ꢞꢨ ꢧ ꢳꢦ ꢢꢫ ꢡꢟ ꢠ ꢣ ꢢꢧ ꢝꢟ ꢧꢤꢦ ꢝ ꢞꢦ ꢠ ꢦ ꢬꢫ ꢢꢡ ꢤꢣꢝ ꢠ ꢱ ꢟꢝꢞ ꢢꢤꢝ ꢧꢢꢝ ꢟꢣꢦ ꢯ
ꢝ
ꢠ
ꢫ
ꢦ
ꢠ
ꢦ
ꢫ
ꢴ
ꢦ
ꢠ
ꢝ
ꢞ
ꢦ
ꢫ
ꢟ
ꢳ
ꢞ
ꢝ
ꢝ
ꢢ
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢈ ꢉꢊ ꢉꢋ ꢄꢌ ꢀ ꢁꢋ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢊ ꢉꢋ ꢄ
ꢉꢍ ꢎꢅꢏ ꢆ ꢅ ꢐꢑ ꢑ ꢒ ꢓꢀ ꢔ ꢕꢓ ꢏ ꢖꢒ ꢓꢀ
ꢗꢏ ꢆꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚꢐꢆ ꢛ ꢐꢆꢀ
SCBS248F − JULY 1993 − REVISED JUNE 2004
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
= 25°C
SN54ABT162827A SN74ABT162827A
A
PARAMETER
TEST CONDITIONS
UNIT
†
MIN TYP
MAX
MIN
MAX
MIN
MAX
V
V
V
V
= 4.5 V,
I = −18 mA
−1.2
−1.2
−1.2
V
IK
CC
CC
CC
I
= 4.5 V,
= 5 V,
I
I
I
I
I
I
= −1 mA
= −1 mA
= −3 mA
= −12 mA
= 8 mA
3.35
3.85
3.1
3.35
3.85
3.1
3.35
3.85
3.1
OH
OH
OH
OH
OL
OL
V
OH
V
V
V
= 4.5 V
= 4.5 V
CC
CC
2.6*
2.6
0.4
0.8
0.65
0.8
V
V
V
OL
= 12 mA
0.8*
100
mV
hys
I
I
V
CC
= 0 to 5.5 V, V = V or GND
I CC
1
1
1
µA
V
V
= 0 to 2.1 V,
= 0.5 V to 2.7 V, OE = X
CC
O
50
50
50
µA
µA
µA
I
OZPU
OZPD
V
V
= 2.1 V to 0,
= 0.5 V to 2.7 V, OE = X
CC
O
50
10
50
10
50
10
I
V
V
= 2.1 V to 5.5 V,
= 2.7 V, OE ≥ 2 V
CC
O
‡
I
OZH
V
V
= 2.1 V to 5.5 V,
= 0.5 V, OE ≥ 2 V
CC
O
‡
−10
100
50
−10
−10
100
50
µA
µA
µA
mA
I
I
I
OZL
V
CC
= 0, V or V ≤ 4.5 V
off
I
O
V
V
= 5.5 V,
= 5.5 V
CC
O
Outputs high
50
CEX
§
V
CC
= 5.5 V,
V
O
= 2.5 V
−25
−75 −100
−25
−100
2
−25
−100
2
I
O
Outputs high
Outputs low
2
32
2
V
I
= 5.5 V,
= 0,
CC
O
32
2
32
2
I
mA
CC
V = V
I CC
or GND
Outputs disabled
V
= 5.5 V,
CC
Outputs enabled
Outputs disabled
1
0.05
1.5
1.5
1
1
0.05
1.5
Data
One input at 3.4 V,
Other inputs at
inputs
¶
mA
∆I
CC
V
CC
or GND
Control
inputs
V
CC
= 5.5 V, One input at 3.4 V,
or GND
1.5
Other inputs at V
CC
C
C
V = 2.5 V or 0.5 V
4
7
pF
pF
i
I
V
O
= 2.5 V or 0.5 V
o
* On products compliant to MIL-PRF-38535, this parameter does not apply.
†
‡
§
¶
All typical values are at V
= 5 V.
include the input leakage current.
CC
OZL
The parameters I
and I
OZH
Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V or GND.
CC
ꢛ
ꢓ
ꢚ
ꢕ
ꢐ
ꢩ
ꢆ
ꢛ
ꢓ
ꢒ
ꢖ
ꢏ
ꢒ
ꢗ
ꢟ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢢ
ꢧ
ꢣ
ꢦ
ꢫ
ꢧ
ꢠ
ꢬ
ꢫ
ꢢ
ꢡ
ꢤ
ꢣ
ꢡ ꢦ ꢠ ꢟ ꢳ ꢧ ꢬꢞ ꢨ ꢠ ꢦ ꢢꢪ ꢡꢦ ꢴ ꢦ ꢮ ꢢꢬ ꢥꢦ ꢧ ꢝꢯ ꢩ ꢞꢨ ꢫꢨ ꢣꢝ ꢦꢫ ꢟꢠ ꢝꢟ ꢣ ꢡꢨ ꢝꢨ ꢨꢧ ꢡ ꢢꢝ ꢞꢦꢫ
ꢝ
ꢠ
ꢟ
ꢧ
ꢝ
ꢞ
ꢦ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢴ
ꢦ
ꢢ
ꢫ
ꢠ
ꢬ
ꢦ
ꢣ
ꢟ
ꢪ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢨ
ꢫ
ꢦ
ꢡ
ꢦ
ꢠ
ꢟ
ꢳ
ꢧ
ꢳ
ꢢ
ꢨ
ꢮ
ꢠ
ꢯ
ꢆ
ꢦ
ꢰ
ꢨ
ꢠ
ꢏ
ꢧ
ꢠ
ꢝ
ꢫ
ꢤ
ꢥ
ꢦ
ꢧ
ꢣ ꢞ ꢨ ꢧ ꢳꢦ ꢢꢫ ꢡꢟ ꢠ ꢣ ꢢꢧ ꢝꢟ ꢧꢤ ꢦ ꢝ ꢞꢦ ꢠ ꢦ ꢬꢫ ꢢ ꢡꢤꢣ ꢝꢠ ꢱ ꢟꢝꢞ ꢢꢤꢝ ꢧꢢꢝ ꢟꢣꢦ ꢯ
ꢝ
ꢠ
ꢫ
ꢦ
ꢠ
ꢦ
ꢫ
ꢴ
ꢦ
ꢠ
ꢝ
ꢞ
ꢦ
ꢫ
ꢟ
ꢳ
ꢞ
ꢝ
ꢝ
ꢢ
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈ ꢉ ꢊ ꢉ ꢋ ꢄꢌ ꢀꢁꢋ ꢃ ꢄꢅꢆ ꢇꢈ ꢉꢊꢉ ꢋꢄ
ꢉ ꢍ ꢎꢅꢏ ꢆ ꢅꢐꢑ ꢑ ꢒꢓꢀ ꢔ ꢕꢓ ꢏ ꢖꢒ ꢓꢀ
ꢗ ꢏꢆ ꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚ ꢐꢆ ꢛ ꢐꢆꢀ
SCBS248F − JULY 1993 − REVISED JUNE 2004
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C = 50 pF (unless otherwise noted) (see Figure 1)
L
V
T
= 5 V,
= 25°C
CC
A
SN54ABT162827A SN74ABT162827A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
MIN
1
TYP
2.1
2.8
3.4
3.5
4.1
3.5
MAX
3.6
4.2
6.3
5.3
6.5
5.9
MIN
1
MAX
4.1
5
MIN
1
MAX
3.9
4.7
6.9
6.3
6.6
6.3
t
t
t
t
t
t
PLH
PHL
PZH
PZL
PHZ
PLZ
A
Y
Y
Y
ns
ns
ns
1.1
1.5
1.6
2.1
1.5
1.1
1.5
1.6
2.1
1.5
1.1
1.5
1.6
2.1
1.5
7.2
6.6
6.8
7.3
OE
OE
ꢛ
ꢓ
ꢚ
ꢕ
ꢐ
ꢩ
ꢆ
ꢛ
ꢓ
ꢒ
ꢖ
ꢏ
ꢒ
ꢗ
ꢟ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢢ
ꢧ
ꢣ
ꢦ
ꢫ
ꢧ
ꢠ
ꢬ
ꢫ
ꢢ
ꢡ
ꢤ
ꢡꢦ ꢠ ꢟ ꢳꢧ ꢬꢞ ꢨ ꢠ ꢦ ꢢꢪ ꢡꢦ ꢴ ꢦ ꢮꢢ ꢬꢥꢦ ꢧꢝꢯ ꢩ ꢞꢨ ꢫꢨ ꢣꢝ ꢦꢫ ꢟꢠ ꢝꢟ ꢣ ꢡꢨ ꢝꢨ ꢨꢧ ꢡ ꢢꢝ ꢞꢦꢫ
ꢣ
ꢝ
ꢠ
ꢟ
ꢧ
ꢝ
ꢞ
ꢦ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢴ
ꢦ
ꢢ
ꢫ
ꢠ
ꢬ
ꢦ
ꢣ
ꢟ
ꢪ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢨ
ꢫ
ꢦ
ꢡ
ꢦ
ꢠ
ꢟ
ꢳ
ꢧ
ꢳ
ꢢ
ꢨ
ꢮ
ꢠ
ꢯ
ꢆ
ꢦ
ꢰ
ꢨ
ꢠ
ꢏ
ꢧ
ꢠ
ꢝ
ꢫ
ꢤ
ꢥ
ꢦ
ꢧ
ꢣ ꢞꢨ ꢧ ꢳꢦ ꢢꢫ ꢡꢟ ꢠ ꢣ ꢢꢧ ꢝꢟ ꢧꢤꢦ ꢝ ꢞꢦ ꢠ ꢦ ꢬꢫ ꢢꢡ ꢤꢣꢝ ꢠ ꢱ ꢟꢝꢞ ꢢꢤꢝ ꢧꢢꢝ ꢟꢣꢦ ꢯ
ꢝ
ꢠ
ꢫ
ꢦ
ꢠ
ꢦ
ꢫ
ꢴ
ꢦꢠ
ꢝ
ꢞ
ꢦ
ꢫ
ꢟ
ꢳ
ꢞ
ꢝ
ꢝ
ꢢ
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢇꢈ ꢉꢊ ꢉꢋ ꢄꢌ ꢀ ꢁꢋ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢊ ꢉꢋ ꢄ
ꢉꢍ ꢎꢅꢏ ꢆ ꢅ ꢐꢑ ꢑ ꢒ ꢓꢀ ꢔ ꢕꢓ ꢏ ꢖꢒ ꢓꢀ
ꢗꢏ ꢆꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚꢐꢆ ꢛ ꢐꢆꢀ
SCBS248F − JULY 1993 − REVISED JUNE 2004
PARAMETER MEASUREMENT INFORMATION
7 V
S1
500 Ω
Open
GND
From Output
Under Test
TEST
S1
t
t
/t
Open
7 V
PLH PHL
/t
C
= 50 pF
L
t
500 Ω
PLZ PZL
/t
(see Note A)
Open
PHZ PZH
LOAD CIRCUIT
3 V
0 V
Timing Input
Data Input
1.5 V
t
w
t
t
h
su
3 V
0 V
3 V
0 V
Input
1.5 V
1.5 V
1.5 V
1.5 V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
3 V
0 V
3 V
0 V
Output
Control
1.5 V
1.5 V
1.5 V
1.5 V
Input
t
PZL
t
t
t
PHL
PLH
PHL
t
PLZ
Output
Waveform 1
S1 at 7 V
V
V
3.5 V
OH
1.5 V
1.5 V
1.5 V
1.5 V
Output
V
V
+ 0.3 V
− 0.3 V
OL
V
OL
OL
(see Note B)
t
PHZ
t
PLH
t
PZH
Output
Waveform 2
S1 at Open
(see Note B)
V
OH
V
V
OH
OH
1.5 V
1.5 V
Output
≈0 V
OL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A.
C includes probe and jig capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z = 50 Ω, t ≤ 2.5 ns, t ≤ 2.5 ns.
O
r
f
D. The outputs are measured one at a time, with one transition per measurement.
E. All parameters and waveforms are not applicable to all devices.
Figure 1. Load Circuit and Voltage Waveforms
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
5-Sep-2005
PACKAGING INFORMATION
Orderable Device
74ABT162827ADGGRE4
SN74ABT162827ADGGR
SN74ABT162827ADGVR
SN74ABT162827ADL
SN74ABT162827ADLR
Status (1)
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
TSSOP
DGG
56
56
56
56
56
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
TSSOP
DGG
DGV
DL
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
OBSOLETE TVSOP
Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
ACTIVE
ACTIVE
SSOP
SSOP
20 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
DL
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS
&
no Sb/Br)
-
please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
MECHANICAL DATA
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000
DGV (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
24 PINS SHOWN
0,23
0,13
M
0,07
0,40
24
13
0,16 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
0°–ā8°
0,75
1
12
0,50
A
Seating Plane
0,08
0,15
0,05
1,20 MAX
PINS **
14
16
20
24
38
48
56
DIM
A MAX
A MIN
3,70
3,50
3,70
3,50
5,10
4,90
5,10
4,90
7,90
7,70
9,80
9,60
11,40
11,20
4073251/E 08/00
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins – MO-153
14/16/20/56 Pins – MO-194
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MSSO001C – JANUARY 1995 – REVISED DECEMBER 2001
DL (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
48 PINS SHOWN
0.025 (0,635)
48
0.0135 (0,343)
0.008 (0,203)
0.005 (0,13)
M
25
0.010 (0,25)
0.005 (0,13)
0.299 (7,59)
0.291 (7,39)
0.420 (10,67)
0.395 (10,03)
Gage Plane
0.010 (0,25)
0°–ā8°
1
24
0.040 (1,02)
0.020 (0,51)
A
Seating Plane
0.004 (0,10)
0.008 (0,20) MIN
PINS **
0.110 (2,79) MAX
28
48
0.630
56
DIM
0.380
(9,65)
0.730
A MAX
A MIN
(16,00) (18,54)
0.370
(9,40)
0.620
0.720
(15,75) (18,29)
4040048/E 12/01
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MO-118
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS003D – JANUARY 1995 – REVISED JANUARY 1998
DGG (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
48 PINS SHOWN
0,27
0,17
M
0,08
0,50
48
25
6,20
6,00
8,30
7,90
0,15 NOM
Gage Plane
0,25
1
24
0°–8°
A
0,75
0,50
Seating Plane
0,10
0,15
0,05
1,20 MAX
PINS **
48
56
64
DIM
A MAX
12,60
12,40
14,10
13,90
17,10
16,90
A MIN
4040078/F 12/97
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
相关型号：
SN54ABT16373WD
ABT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, CDFP48, 0.380 INCH, CERAMIC, FINE PITCH, DFP-48
TI
©2020 ICPDF网 联系我们和版权申明