SN54ALS541J-00 [TI]
ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20;
| 型号： | SN54ALS541J-00 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20 驱动 CD 输出元件 逻辑集成电路 |
| 文件： | 总20页 (文件大小：876K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN54ALS541, SN74ALS540, SN74ALS541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SDAS025D – APRIL 1982 – REVISED MARCH 2002
SN54ALS541 . . . J PACKAGE
SN74ALS540 . . . DW, N, OR NS PACKAGE
SN74ALS541 . . . DB, DW, N, OR NS PACKAGE
(TOP VIEW)
3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
pnp Inputs Reduce dc Loading
Data Flowthrough Pinout (All Inputs on
Opposite Side From Outputs)
OE1
A1
A2
A3
A4
A5
A6
A7
A8
V
CC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
description
These octal buffers and line drivers are designed
to have the performance of the popular
SN54ALS240A/SN74ALS240A series and, at
the same time, offer a pinout with inputs and
outputs on opposite sides of the package. This
arrangement greatly facilitates printed circuit
board layout.
GND
The 3-state control gate is a 2-input NOR gate
such that, if either output-enable (OE1 or OE2)
input is high, all eight outputs are in the
high-impedance state.
SN54ALS541 . . . FK PACKAGE
(TOP VIEW)
The SN74ALS540 provides inverted data. The
’ALS541 provide true data at the outputs.
3
2
1
20 19
18
Y1
Y2
Y3
Y4
Y5
A3
A4
A5
A6
A7
4
5
6
7
8
17
16
15
14
The -1 versions of SN74ALS540 and
SN74ALS541 are identical to the standard
versions, except that the recommended
maximum I is increased to 48 mA. There is no
OL
9 10 11 12 13
-1 version of the SN54ALS541.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS541, SN74ALS540, SN74ALS541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SDAS025D – APRIL 1982 – REVISED MARCH 2002
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
SN74ALS540N
SN74ALS540N
SN74ALS540-1N
SN74ALS541N
SN74ALS541-1N
SN74ALS540-1N
SN74ALS541N
PDIP – N
Tube
SN74ALS541-1N
SN74ALS540DW
SN74ALS540DWR
SN74ALS540-1DW
SN74ALS541DW
SN74ALS541DWR
SN74ALS541-1DW
SN74ALS541-1DWR
SN74ALS540NSR
SN74ALS540-1NSR
SN74ALS541NSR
SN74ALS541-1NSR
SN74ALS541DBR
SN74ALS541-1DBR
SNJ54ALS541J
Tube
ALS540
ALS540-1
ALS541
Tape and reel
Tube
SOIC – DW
Tube
0°C to 70°C
Tape and reel
Tube
ALS541-1
Tape and reel
Tape and reel
ALS540
ALS540-1
ALS541
SOP – NS
Tape and reel
ALS541-1
G541
SSOP – DB
Tape and reel
G541-1
CDIP – J
Tube
Tube
SNJ54ALS541J
SNJ54ALS541FK
–55°C to 125°C
LCCC – FK
SNJ54ALS541FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
logic diagrams (positive logic)
SN74ALS540
′ALS541
1
1
OE1
OE1
OE2
19
19
OE2
2
2
18
18
A1
A1
Y1
Y1
To Seven Other Channels
To Seven Other Channels
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS541, SN74ALS540, SN74ALS541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SDAS025D – APRIL 1982 – REVISED MARCH 2002
†
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Package thermal impedance, θ (see Note 1): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
JA
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions
SN74ALS540
SN74ALS541
SN54ALS541
UNIT
MIN NOM
MAX
MIN NOM
MAX
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
IH
0.7
–12
12
0.8
–15
24
V
IL
I
mA
OH
I
Low-level output current
mA
OL
†
48
70
T
A
Operating free-air temperature
–55
125
0
°C
†
Applies only to the -1 version and only if V
CC
is between 4.75 V and 5.25 V
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS541, SN74ALS540, SN74ALS541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SDAS025D – APRIL 1982 – REVISED MARCH 2002
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN74ALS540
SN54ALS541
SN74ALS541
PARAMETER
TEST CONDITIONS
UNIT
‡
‡
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
I
= –0.4 mA
= –3 mA
= –12 mA
= –15 mA
= 12 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
OL
CC
2.4
CC
2.4
3.2
3.2
V
OH
V
= 4.5 V
= 4.5 V
2
CC
CC
2
0.25
0.4
0.25
0.35
0.35
0.4
0.5
0.5
20
V
OL
V
= 24 mA
V
†
= 48 mA
= 2.7 V
= 0.4 V
I
I
I
I
I
I
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
V
20
–20
0.1
µA
µA
OZH
OZL
I
O
O
V
–20
0.1
20
V = 7 V
I
mA
µA
V = 2.7 V
I
20
IH
V = 0.4 V
I
–0.2
–112
–0.1
–112
10
mA
mA
IL
§
V
O
= 2.25 V
–20
–30
O
Outputs high
Outputs low
5
13
SN74ALS540
V
V
= 5.5 V
= 5.5 V
22
CC
Outputs disabled
Outputs high
11
19
I
mA
CC
6
15
14
25
32
6
14
’ALS541
Outputs low
15
25
CC
Outputs disabled
13.5
13.5
22
†
‡
§
Applies only to the -1 version and only if V
CC
is between 4.75 V and 5.25 V
= 5 V, T = 25°C.
All typical values are at V
CC
The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I
A
.
OS
switching characteristics (see Figure 1)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
PARAMETER
TO
(OUTPUT)
UNIT
¶
= MIN to MAX
(INPUT)
SN54ALS541 SN74ALS540 SN74ALS541
MIN
4
MAX
17
MIN
2
MAX
12
9
MIN
4
MAX
14
t
t
t
t
t
t
PLH
PHL
PZH
PZL
PHZ
PLZ
A
ns
ns
ns
Y
Y
Y
2
14
2
2
10
5
18
5
15
20
10
12
5
15
OE
OE
8
28
8
8
20
1
12
1
1
10
2
14
2
2
12
¶
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS541, SN74ALS540, SN74ALS541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SDAS025D – APRIL 1982 – REVISED MARCH 2002
PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7 V
R
= R1 = R2
V
CC
L
S1
R1
R
L
Test
Point
From Output
Under Test
From Output
Under Test
Test
Point
Test
Point
From Output
Under Test
C
C
L
R
L
R2
L
C
L
(see Note A)
(see Note A)
(see Note A)
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
3.5 V
3.5 V
Timing
Input
High-Level
1.3 V
1.3 V
1.3 V
Pulse
0.3 V
0.3 V
t
t
w
h
t
su
3.5 V
3.5 V
0.3 V
Data
Input
Low-Level
1.3 V
1.3 V
1.3 V
1.3 V
Pulse
0.3 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
3.5 V
Output
Control
(low-level
enabling)
1.3 V
1.3 V
0.3 V
3.5 V
t
PZL
Input
1.3 V
1.3 V
t
PLZ
0.3 V
PHL
≈3.5 V
t
Waveform 1
S1 Closed
(see Note B)
t
PLH
1.3 V
V
OH
In-Phase
Output
1.3 V
1.3 V
1.3 V
V
OL
V
OL
0.3 V
t
PHZ
t
PLH
t
PZH
t
PHL
V
OH
0.3 V
≈0 V
V
Waveform 2
S1 Open
(see Note B)
OH
OL
Out-of-Phase
Output
(see Note C)
1.3 V
1.3 V
V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A.
C includes probe and jig capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR ≤ 1 MHz, t = t = 2 ns, duty cycle = 50%.
r
f
E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
5962-89602012A
ACTIVE
LCCC
FK
20
1
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
5962-
89602012A
SNJ54ALS
541FK
5962-8960201RA
ACTIVE
CDIP
J
20
1
1
TBD
A42
N / A for Pkg Type
-55 to 125
5962-8960201RA
SNJ54ALS541J
5962-8960201SA
SN54ALS541J
OBSOLETE
ACTIVE
CFP
W
J
20
20
TBD
TBD
Call TI
A42
Call TI
-55 to 125
-55 to 125
CDIP
N / A for Pkg Type
SN54ALS541J
SN74ALS540-1DWR
SN74ALS540-1N
OBSOLETE
ACTIVE
SOIC
PDIP
DW
N
20
20
TBD
Call TI
Call TI
0 to 70
0 to 70
20
20
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SN74ALS540-1N
SN74ALS540-1N
ALS540-1
SN74ALS540-1NE4
SN74ALS540-1NSR
SN74ALS540-1NSRE4
SN74ALS540-1NSRG4
SN74ALS540DW
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
PDIP
SO
N
20
20
20
20
20
20
20
20
20
Pb-Free
(RoHS)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
N / A for Pkg Type
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
NS
NS
NS
DW
DW
DW
DW
N
2000
2000
2000
25
Green (RoHS
& no Sb/Br)
SO
Green (RoHS
& no Sb/Br)
ALS540-1
SO
Green (RoHS
& no Sb/Br)
ALS540-1
SOIC
SOIC
SOIC
SOIC
PDIP
Green (RoHS
& no Sb/Br)
ALS540
SN74ALS540DWG4
SN74ALS540DWR
SN74ALS540DWRG4
SN74ALS540N
25
Green (RoHS
& no Sb/Br)
ALS540
2000
2000
20
Green (RoHS
& no Sb/Br)
ALS540
Green (RoHS
& no Sb/Br)
ALS540
Pb-Free
(RoHS)
SN74ALS540N
SN74ALS540N3
SN74ALS540NE4
OBSOLETE
ACTIVE
PDIP
PDIP
N
N
20
20
TBD
Call TI
Call TI
0 to 70
0 to 70
20
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SN74ALS540N
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
0 to 70
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
SN74ALS540NSR
SN74ALS540NSRE4
SN74ALS540NSRG4
SN74ALS541-1DW
SN74ALS541-1DWE4
SN74ALS541-1DWG4
SN74ALS541-1N
ACTIVE
SO
SO
NS
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
ALS540
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
NS
NS
DW
DW
DW
N
2000
2000
25
Green (RoHS
& no Sb/Br)
ALS540
SO
Green (RoHS
& no Sb/Br)
ALS540
SOIC
SOIC
SOIC
PDIP
PDIP
SO
Green (RoHS
& no Sb/Br)
ALS541-1
ALS541-1
ALS541-1
SN74ALS541-1N
SN74ALS541-1N
ALS541-1
ALS541-1
ALS541-1
G541
25
Green (RoHS
& no Sb/Br)
25
Green (RoHS
& no Sb/Br)
20
Pb-Free
(RoHS)
SN74ALS541-1NE4
SN74ALS541-1NSR
SN74ALS541-1NSRE4
SN74ALS541-1NSRG4
SN74ALS541DBR
N
20
Pb-Free
(RoHS)
N / A for Pkg Type
NS
NS
NS
DB
DB
DB
DW
DW
DW
DW
2000
2000
2000
2000
2000
2000
25
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
SO
Green (RoHS
& no Sb/Br)
SO
Green (RoHS
& no Sb/Br)
SSOP
SSOP
SSOP
SOIC
SOIC
SOIC
SOIC
Green (RoHS
& no Sb/Br)
SN74ALS541DBRE4
SN74ALS541DBRG4
SN74ALS541DW
Green (RoHS
& no Sb/Br)
G541
Green (RoHS
& no Sb/Br)
G541
Green (RoHS
& no Sb/Br)
ALS541
SN74ALS541DWG4
SN74ALS541DWR
SN74ALS541DWRE4
25
Green (RoHS
& no Sb/Br)
ALS541
2000
2000
Green (RoHS
& no Sb/Br)
ALS541
Green (RoHS
& no Sb/Br)
ALS541
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
0 to 70
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
SN74ALS541DWRG4
SN74ALS541N
ACTIVE
SOIC
PDIP
DW
20
20
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
ALS541
ACTIVE
N
20
Pb-Free
(RoHS)
N / A for Pkg Type
0 to 70
SN74ALS541N
SN74ALS541N3
SN74ALS541NE4
OBSOLETE
ACTIVE
PDIP
PDIP
N
N
20
20
TBD
Call TI
Call TI
0 to 70
0 to 70
20
2000
2000
2000
1
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SN74ALS541N
ALS541
SN74ALS541NSR
SN74ALS541NSRE4
SN74ALS541NSRG4
SNJ54ALS541FK
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SO
SO
NS
NS
NS
FK
20
20
20
20
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
POST-PLATE
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
0 to 70
0 to 70
Green (RoHS
& no Sb/Br)
ALS541
SO
Green (RoHS
& no Sb/Br)
0 to 70
ALS541
LCCC
TBD
-55 to 125
5962-
89602012A
SNJ54ALS
541FK
SNJ54ALS541J
ACTIVE
CDIP
J
20
1
TBD
A42
N / A for Pkg Type
-55 to 125
5962-8960201RA
SNJ54ALS541J
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Addendum-Page 3
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN54ALS541, SN74ALS541 :
Catalog: SN74ALS541
•
Military: SN54ALS541
•
NOTE: Qualified Version Definitions:
Catalog - TI's standard catalog product
•
Military - QML certified for Military and Defense Applications
•
Addendum-Page 4
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74ALS540-1NSR
SN74ALS540DWR
SN74ALS540NSR
SN74ALS541-1NSR
SN74ALS541DBR
SN74ALS541DWR
SN74ALS541NSR
SO
SOIC
SO
NS
DW
NS
NS
DB
DW
NS
20
20
20
20
20
20
20
2000
2000
2000
2000
2000
2000
2000
330.0
330.0
330.0
330.0
330.0
330.0
330.0
24.4
24.4
24.4
24.4
16.4
24.4
24.4
8.2
10.8
8.2
13.0
13.0
13.0
13.0
7.5
2.5
2.7
2.5
2.5
2.5
2.7
2.5
12.0
12.0
12.0
12.0
12.0
12.0
12.0
24.0
24.0
24.0
24.0
16.0
24.0
24.0
Q1
Q1
Q1
Q1
Q1
Q1
Q1
SO
8.2
SSOP
SOIC
SO
8.2
10.8
8.2
13.0
13.0
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
SN74ALS540-1NSR
SN74ALS540DWR
SN74ALS540NSR
SN74ALS541-1NSR
SN74ALS541DBR
SN74ALS541DWR
SN74ALS541NSR
SO
SOIC
SO
NS
DW
NS
NS
DB
DW
NS
20
20
20
20
20
20
20
2000
2000
2000
2000
2000
2000
2000
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
45.0
45.0
45.0
45.0
38.0
45.0
45.0
SO
SSOP
SOIC
SO
Pack Materials-Page 2
MECHANICAL DATA
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
28 PINS SHOWN
0,38
0,22
0,65
28
M
0,15
15
0,25
0,09
5,60
5,00
8,20
7,40
Gage Plane
1
14
0,25
A
0°–ā8°
0,95
0,55
Seating Plane
0,10
2,00 MAX
0,05 MIN
PINS **
14
16
20
24
28
30
38
DIM
6,50
5,90
6,50
5,90
7,50
8,50
7,90
10,50
9,90
10,50 12,90
A MAX
A MIN
6,90
9,90
12,30
4040065 /E 12/01
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明