SN54HC132-SP [TI]

具有施密特触发输入的航天类 4 通道、4 输入、2V 至 6V 与非门;
SN54HC132-SP
型号: SN54HC132-SP
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

具有施密特触发输入的航天类 4 通道、4 输入、2V 至 6V 与非门

栅 栅极
文件: 总15页 (文件大小:514K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢋ ꢌꢍꢎꢏ ꢌꢐꢑ ꢒ ꢐꢓ ꢀꢔ ꢕ ꢔꢖꢒ ꢗꢁꢍꢁ ꢎ ꢘ ꢍꢕꢒ  
SCLS034F − DECEMBER 1982 − REVISED NOVEMBER 2004  
SN54HC132 . . . J OR W PACKAGE  
SN74HC132 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive Up To 10 LSTTL Loads  
Low Power Consumption, 20-µA Max I  
CC  
1
2
3
4
5
6
7
1A  
1B  
V
CC  
14  
13  
12  
11  
10  
9
Typical t = 14 ns  
pd  
4-mA Output Drive at 5 V  
4B  
4A  
4Y  
3B  
3A  
3Y  
1Y  
Low Input Current of 1 µA Max  
Operation From Very Slow Input  
Transitions  
2A  
2B  
2Y  
D
Temperature-Compensated Threshold  
Levels  
8
GND  
D
High Noise Immunity  
SN54HC132 . . . FK PACKAGE  
(TOP VIEW)  
D
Same Pinouts as ’HC00  
description/ordering information  
3
2
1
20 19  
18  
Each circuit functions as a NAND gate, but  
because of the Schmitt action, it has different input  
threshold levels for positive- and negative-going  
signals. The ’HC132 devices perform the Boolean  
function Y = A B or Y = A + B in positive logic.  
4A  
NC  
4Y  
1Y  
NC  
2A  
4
5
6
7
8
17  
16  
15 NC  
14  
9 10 11 12 13  
NC  
2B  
3B  
These circuits are temperature compensated and  
can be triggered from the slowest of input ramps  
and still give clean jitter-free output signals.  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 50  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC132N  
SN74HC132N  
SN74HC132D  
SN74HC132DR  
SN74HC132DT  
SN74HC132NSR  
SN74HC132DBR  
SN74HC132PW  
SN74HC132PWR  
SN74HC132PWT  
SNJ54HC132J  
HC132  
SOP − NS  
HC132  
HC132  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
HC132  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC132J  
SNJ54HC132W  
SNJ54HC132FK  
−55°C to 125°C  
SNJ54HC132W  
SNJ54HC132FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004, Texas Instruments Incorporated  
ꢓ ꢜ ꢧ ꢟ ꢞꢪ ꢥꢤ ꢢꢣ ꢤꢞ ꢠꢧ ꢩꢛ ꢡꢜ ꢢ ꢢꢞ ꢚꢔ ꢑꢗ ꢐꢏ ꢱ ꢗꢇꢲꢂ ꢇꢂꢉ ꢡꢩꢩ ꢧꢡ ꢟ ꢡ ꢠꢦ ꢢꢦꢟ ꢣ ꢡ ꢟ ꢦ ꢢꢦ ꢣꢢꢦ ꢪ  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
ꢥ ꢜꢩ ꢦꢣꢣ ꢞ ꢢꢬꢦ ꢟ ꢮꢛ ꢣꢦ ꢜ ꢞꢢꢦ ꢪꢫ ꢓ ꢜ ꢡꢩ ꢩ ꢞ ꢢꢬꢦ ꢟ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢣ ꢉ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢛꢞ ꢜ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢉ ꢀꢁ ꢊ ꢃ ꢄꢅꢆ ꢇ ꢈ  
ꢋꢌ ꢍ ꢎꢏ ꢌ ꢐꢑ ꢒ ꢐꢓ ꢀꢔ ꢕ ꢔ ꢖꢒ ꢗꢁ ꢍꢁꢎ ꢘ ꢍꢕꢒ ꢀ  
ꢙꢔ ꢕ ꢄ ꢀꢅ ꢄ ꢚꢔ ꢕ ꢕꢗꢕ ꢏꢔ ꢘ ꢘꢒ ꢏ ꢔ ꢁꢐ ꢌꢕ ꢀ  
SCLS034F − DECEMBER 1982 − REVISED NOVEMBER 2004  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
B
H
X
L
H
L
L
H
H
X
logic diagram (positive logic)  
A
Y
B
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
I
Input clamp current, I (V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
IK  
I
CC  
Output clamp current, I  
(V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA  
Continuous current through V  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W  
JA  
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W  
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
recommended operating conditions (see Note 3)  
SN54HC132  
MIN NOM  
SN74HC132  
MIN NOM  
UNIT  
MAX  
MAX  
V
V
V
Supply voltage  
2
0
5
6
2
0
5
6
V
V
CC  
Input voltage  
V
V
V
V
I
CC  
CC  
Output voltage  
0
0
V
O
CC  
CC  
85  
T
A
Operating free-air temperature  
−55  
125  
−40  
°C  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢋ ꢌꢍꢎꢏ ꢌꢐꢑ ꢒ ꢐꢓ ꢀꢔ ꢕ ꢔꢖꢒ ꢗꢁꢍꢁ ꢎ ꢘ ꢍꢕꢒ  
SCLS034F − DECEMBER 1982 − REVISED NOVEMBER 2004  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= 25°C  
TYP  
1.2  
2.5  
3.3  
0.6  
1.6  
2
SN54HC132  
SN74HC132  
A
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
0.7  
1.55  
2.1  
0.3  
0.9  
1.2  
0.2  
0.4  
0.5  
MAX  
1.5  
3.15  
4.2  
1
MIN  
0.7  
1.55  
2.1  
0.3  
0.9  
1.2  
0.2  
0.4  
0.5  
1.9  
4.4  
5.9  
3.7  
5.2  
MAX  
1.5  
3.15  
4.2  
1
MIN  
0.7  
MAX  
1.5  
3.15  
4.2  
1
2 V  
4.5 V  
6 V  
1.55  
2.1  
V
T+  
V
T−  
V
T+  
V
2 V  
0.3  
4.5 V  
6 V  
2.45  
3.2  
1.2  
2.1  
2.5  
2.45  
3.2  
1.2  
2.1  
2.5  
0.9  
2.45  
3.2  
1.2  
2.1  
2.5  
V
V
1.2  
2 V  
0.6  
0.9  
1.3  
0.2  
4.5 V  
6 V  
0.4  
− V  
T−  
0.5  
2 V  
1.9 1.998  
4.4 4.499  
5.9 5.999  
1.9  
4.5 V  
6 V  
4.4  
I
= −20 µA  
OH  
5.9  
V
V
V = V or V  
IH  
V
V
OH  
OL  
I
IL  
I
I
= −4 mA  
4.5 V  
6 V  
3.98  
5.48  
4.3  
5.8  
3.84  
5.34  
OH  
= −5.2 mA  
OH  
2 V  
0.002  
0.001  
0.001  
0.17  
0.15  
0.1  
0.1  
0.1  
0.1  
0.26  
0.26  
100  
2
0.1  
0.1  
0.1  
0.1  
4.5 V  
6 V  
I
= 20 µA  
OL  
0.1  
0.1  
V = V or V  
I
IH  
IL  
I
I
= 4 mA  
4.5 V  
6 V  
0.4  
0.33  
0.33  
1000  
20  
OL  
= 5.2 mA  
0.4  
OL  
I
I
V = V  
I
or 0  
6 V  
1000  
40  
nA  
µA  
pF  
I
CC  
V = V  
I
or 0,  
I
O
= 0  
6 V  
CC  
CC  
C
2 V to 6 V  
3
10  
10  
10  
i
switching characteristics over recommended operating free-air temperature range, C = 50 pF  
L
(unless otherwise noted) (see Figure 1)  
T
A
= 25°C  
TYP  
60  
SN54HC132  
SN74HC132  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
UNIT  
CC  
MIN  
MAX  
120  
25  
MIN  
MAX  
186  
37  
MIN  
MAX  
156  
31  
2 V  
4.5 V  
6 V  
18  
t
A or B  
Y
ns  
pd  
t
14  
21  
32  
27  
2 V  
28  
75  
110  
22  
95  
t
Any  
4.5 V  
6 V  
8
15  
19  
ns  
6
13  
19  
16  
operating characteristics, T = 25°C  
A
PARAMETER  
TEST CONDITIONS  
TYP  
UNIT  
C
Power dissipation capacitance per gate  
No load  
20  
pF  
pd  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢈꢉ ꢀꢁ ꢊ ꢃ ꢄꢅꢆ ꢇ ꢈ  
ꢋꢌ ꢍ ꢎꢏ ꢌ ꢐꢑ ꢒ ꢐꢓ ꢀꢔ ꢕ ꢔ ꢖꢒ ꢗꢁ ꢍꢁꢎ ꢘ ꢍꢕꢒ ꢀ  
ꢙꢔ ꢕ ꢄ ꢀꢅ ꢄ ꢚꢔ ꢕ ꢕꢗꢕ ꢏꢔ ꢘ ꢘꢒ ꢏ ꢔ ꢁꢐ ꢌꢕ ꢀ  
SCLS034F − DECEMBER 1982 − REVISED NOVEMBER 2004  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
From Output  
Under Test  
Test  
Point  
Input  
50%  
50%  
0 V  
C
= 50 pF  
L
t
t
PLH  
PHL  
90%  
(see Note A)  
V
V
OH  
In-Phase  
Output  
90%  
t
50%  
10%  
50%  
10%  
LOAD CIRCUIT  
OL  
t
r
f
f
t
t
PLH  
PHL  
90%  
V
CC  
V
V
90%  
t
90%  
OH  
Input  
50%  
10%  
50%  
10%  
90%  
t
Out-of-Phase  
Output  
50%  
10%  
50%  
10%  
0 V  
OL  
t
r
f
t
r
VOLTAGE WAVEFORM  
INPUT RISE AND FALL TIMES  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES  
NOTES: A.  
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 , t = 6 ns, t = 6 ns.  
C includes probe and test-fixture capacitance.  
L
O
r
f
C. The outputs are measured one at a time, with one input transition per measurement.  
D. and t are the same as t  
t
.
PLH  
PHL pd  
Figure 1. Load Circuit and Voltage Waveforms  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
18-Jul-2006  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
5962-89845022A  
5962-8984502CA  
5962-8984502DA  
5962-8984502VCA  
5962-8984502VDA  
SN54HC132J  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
FK  
J
20  
14  
14  
14  
14  
14  
14  
1
1
1
1
1
1
TBD  
TBD  
TBD  
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
W
J
CDIP  
CFP  
A42 SNPB  
A42  
W
J
CDIP  
SOIC  
A42 SNPB  
SN74HC132D  
D
50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132DBLE  
SN74HC132DBR  
OBSOLETE  
ACTIVE  
SSOP  
SSOP  
DB  
DB  
14  
14  
TBD  
Call TI  
Call TI  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132DBRE4  
SN74HC132DE4  
SN74HC132DG4  
SN74HC132DR  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SSOP  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
PDIP  
PDIP  
SO  
DB  
D
14  
14  
14  
14  
14  
14  
14  
14  
14  
14  
14  
14  
14  
14  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
50 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132DRE4  
SN74HC132DRG4  
SN74HC132DT  
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132DTE4  
SN74HC132N  
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
N
25  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
SN74HC132NE4  
SN74HC132NSR  
SN74HC132NSRE4  
SN74HC132PW  
SN74HC132PWE4  
N
25  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
NS  
NS  
PW  
PW  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TSSOP  
TSSOP  
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132PWLE  
SN74HC132PWR  
OBSOLETE TSSOP  
PW  
PW  
14  
14  
TBD  
Call TI  
Call TI  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132PWRE4  
SN74HC132PWT  
PW  
PW  
PW  
14  
14  
14  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC132PWTE4  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
18-Jul-2006  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
SNJ54HC132FK  
SNJ54HC132J  
SNJ54HC132W  
SNV54HC132J  
SNV54HC132W  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
FK  
J
20  
14  
14  
14  
14  
1
1
1
TBD  
TBD  
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
Call TI  
W
J
CDIP  
CFP  
Call TI  
Call TI  
W
Call TI  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
MECHANICAL DATA  
MLCC006B – OCTOBER 1996  
FK (S-CQCC-N**)  
LEADLESS CERAMIC CHIP CARRIER  
28 TERMINAL SHOWN  
A
B
NO. OF  
TERMINALS  
**  
18 17 16 15 14 13 12  
MIN  
MAX  
MIN  
MAX  
0.342  
(8,69)  
0.358  
(9,09)  
0.307  
(7,80)  
0.358  
(9,09)  
19  
20  
11  
10  
9
20  
28  
44  
52  
68  
84  
0.442  
(11,23)  
0.458  
(11,63)  
0.406  
(10,31)  
0.458  
(11,63)  
21  
B SQ  
22  
0.640  
(16,26)  
0.660  
(16,76)  
0.495  
(12,58)  
0.560  
(14,22)  
8
A SQ  
23  
0.739  
(18,78)  
0.761  
(19,32)  
0.495  
(12,58)  
0.560  
(14,22)  
7
24  
25  
6
0.938  
(23,83)  
0.962  
(24,43)  
0.850  
(21,6)  
0.858  
(21,8)  
5
1.141  
(28,99)  
1.165  
(29,59)  
1.047  
(26,6)  
1.063  
(27,0)  
26 27 28  
1
2
3
4
0.080 (2,03)  
0.064 (1,63)  
0.020 (0,51)  
0.010 (0,25)  
0.020 (0,51)  
0.010 (0,25)  
0.055 (1,40)  
0.045 (1,14)  
0.045 (1,14)  
0.035 (0,89)  
0.045 (1,14)  
0.035 (0,89)  
0.028 (0,71)  
0.022 (0,54)  
0.050 (1,27)  
4040140/D 10/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a metal lid.  
D. The terminals are gold plated.  
E. Falls within JEDEC MS-004  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Low Power Wireless www.ti.com/lpw  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2006, Texas Instruments Incorporated  

相关型号:

SN54HC132FK

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN54HC132FK-00

HC/UH SERIES, QUAD 2-INPUT NAND GATE, CQCC20
TI

SN54HC132J

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN54HC132J-00

HC/UH SERIES, QUAD 2-INPUT NAND GATE, CDIP14
TI

SN54HC132TDG1

4 通道、2 输入、2V 至 6V 与非门 | TD | 0 | 25 to 25
TI

SN54HC132TDG2

4 通道、2 输入、2V 至 6V 与非门 | TD | 0 | 25 to 25
TI

SN54HC132W

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN54HC137FK-00

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC20
TI

SN54HC137J-00

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16
TI

SN54HC138

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
TI

SN54HC138-SP

3 线至 8 线解码器/多路解复用器
TI

SN54HC138FH

Decoder/Driver
ROCHESTER