SN74ALVC16835GQLR [TI]

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS; 18位通用总线驱动器,具有三态输出
SN74ALVC16835GQLR
型号: SN74ALVC16835GQLR
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
18位通用总线驱动器,具有三态输出

总线驱动器 总线收发器 逻辑集成电路 输出元件
文件: 总18页 (文件大小:497K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
FEATURES  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments Widebus™  
Family  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
NC  
NC  
GND  
NC  
Operates From 1.65 V to 3.6 V  
Max tpd of 2 ns at 3.3 V  
2
3
Y1  
GND  
Y2  
A1  
GND  
A2  
±24-mA Output Drive at 3.3 V  
4
Ideal for Use in PC100 Register DIMM,  
Revision 1.1  
5
6
Y3  
A3  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
7
V
CC  
V
CC  
8
Y4  
Y5  
Y6  
GND  
Y7  
Y8  
A4  
A5  
A6  
GND  
A7  
9
ESD Protection Exceeds JESD 22  
- 2000-V Human-Body Model (A114-A)  
- 200-V Machine Model (A115-A)  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
- 1000-V Charged-Device Model (C101)  
A8  
DESCRIPTION/ORDERING INFORMATION  
Y9  
A9  
Y10  
Y11  
Y12  
GND  
Y13  
Y14  
Y15  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
This 18-bit universal bus driver is designed for 1.65-V  
to 3.6-V VCC operation.  
Data flow from  
A to Y is controlled by the  
output-enable (OE) input. The device operates in the  
transparent mode when the latch-enable (LE) input is  
high. The A data is latched if the clock (CLK) input is  
held at a high or low logic level. If LE is low, the A  
data is stored in the latch/flip-flop on the low-to-high  
transition of CLK. When OE is high, the outputs are in  
the high-impedance state.  
V
CC  
V
CC  
Y16  
Y17  
GND  
Y18  
OE  
A16  
A17  
GND  
A18  
CLK  
GND  
To ensure the high-impedance state during power up  
or power down, OE should be tied to VCC through a  
pullup resistor; the minimum value of the resistor is  
determined by the current-sinking capability of the  
driver.  
LE  
NC − No internal connection  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74ALVC16835DL  
TOP-SIDE MARKING  
Tube  
SSOP - DL  
ALVC16835  
Tape and reel  
Tape and reel  
Tape and reel  
SN74ALVC16835DLR  
SN74ALVC16835DGGR  
SN74ALVC16835DGVR  
SN74ALVC16835GQLR  
SN74ALVC16835ZQLR  
TSSOP - DGG  
ALVC16835  
VC835  
-40°C to 85°C  
TVSOP - DGV  
VFBGA - GQL  
Tape and reel  
VC835  
VFBGA - ZQL (Pb-free)  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1998–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
GQL OR ZQL PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
A
B
C
D
E
F
G
H
J
K
TERMINAL ASSIGNMENTS(1)  
1
2
3
4
5
6
A
B
C
D
E
F
Y1  
NC  
Y2  
NC  
GND  
GND  
VCC  
NC  
A2  
A1  
Y3  
GND  
VCC  
GND  
A3  
Y5  
Y4  
A4  
A5  
Y7  
Y6  
GND  
A6  
A7  
Y9  
Y8  
A8  
A9  
Y10  
Y12  
Y14  
Y16  
Y18  
Y11  
Y13  
Y15  
Y17  
OE  
A11  
A13  
A15  
A17  
CLK  
A10  
A12  
A14  
A16  
A18  
G
H
J
GND  
VCC  
GND  
LE  
GND  
VCC  
GND  
GND  
K
(1) NC - No internal connection  
FUNCTION TABLE  
INPUTS  
OE LE CLK  
OUTPUT  
Y
A
X
L
H
L
L
L
L
L
X
H
H
L
X
Z
L
X
X
H
L
H
L
L
H
X
H
(1)  
L
L or H  
Y0  
(1) Output level before the indicated  
steady-state input conditions were  
established, provided that CLK is  
high before LE goes low  
2
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
LOGIC DIAGRAM (POSITIVE LOGIC)  
27  
30  
28  
54  
OE  
CLK  
LE  
A1  
1D  
C1  
3
Y1  
CLK  
To 17 Other Channels  
Pin numbers shown are for the DGG, DGV, and DL packages.  
ABSOLUTE MAXIMUM RATINGS(1)  
over operating free-air temperature range (unless otherwise noted)  
MIN  
-0.5  
-0.5  
-0.5  
MAX UNIT  
VCC Supply voltage range  
4.6  
4.6  
V
VI  
Input voltage range(2)  
Output voltage range(2)(3)  
Input clamp current  
V
VO  
IIK  
IOK  
IO  
VCC + 0.5  
-50  
V
VI < 0  
mA  
mA  
mA  
mA  
Output clamp current  
Continuous output current  
VO < 0  
-50  
±50  
Continuous current through each VCC or GND  
Package thermal impedance(4)  
±100  
64  
DGG package  
DGV package  
DL package  
48  
θJA  
°C/W  
°C  
56  
GQL/ZQL package  
42  
Tstg  
Storage temperature range  
-65  
150  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
(3) This value is limited to 4.6 V maximum.  
(4) The package thermal impedance is calculated in accordance with JESD 51-7.  
3
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
RECOMMENDED OPERATING CONDITIONS(1)  
MIN  
MAX UNIT  
VCC  
Supply voltage  
1.65  
3.6  
V
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
0.65 × VCC  
VIH  
High-level input voltage  
1.7  
2
V
0.35 × VCC  
0.7  
0.8  
3.6  
VCC  
-4  
VIL  
Low-level input voltage  
V
VI  
Input voltage  
0
0
V
V
VO  
Output voltage  
VCC = 1.65 V  
VCC = 2.3 V  
VCC = 2.7 V  
VCC = 3 V  
-12  
-12  
-24  
4
IOH  
High-level output current  
Low-level output current  
mA  
mA  
VCC = 1.65 V  
VCC = 2.3 V  
VCC = 2.7 V  
VCC = 3 V  
12  
IOL  
12  
24  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
10  
ns/V  
TA  
-40  
85  
°C  
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
4
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
ELECTRICAL CHARACTERISTICS  
over recommended operating free-air temperature range (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
VCC  
1.65 V to 3.6 V  
1.65 V  
2.3 V  
MIN TYP(1) MAX UNIT  
VCC - 0.2  
IOH = -100 µA  
IOH = -4 mA  
IOH = -6 mA  
1.2  
2
VOH  
2.3 V  
1.7  
2.2  
2.4  
2
V
IOH = -12 mA  
2.7 V  
3 V  
IOH = -24 mA  
IOL = 100 µA  
IOL = 4 mA  
IOL = 6 mA  
3 V  
1.65 V to 3.6 V  
1.65 V  
2.3 V  
0.2  
0.45  
0.4  
VOL  
V
2.3 V  
0.7  
IOL = 12 mA  
2.7 V  
0.4  
IOL = 24 mA  
3 V  
0.55  
±5  
II  
VI = VCC or GND  
VO = VCC or GND  
VI = VCC or GND,  
3.6 V  
µA  
µA  
µA  
µA  
IOZ  
ICC  
3.6 V  
±10  
40  
IO = 0  
3.6 V  
ICC  
One input at VCC - 0.6 V,  
Other inputs at VCC or GND  
3 V to 3.6 V  
750  
Control inputs  
Data inputs  
Outputs  
3.5  
5
Ci  
VI = VCC or GND  
3.3 V  
3.3 V  
pF  
pF  
Co  
VO = VCC or GND  
7
(1) All typical values are at VCC = 3.3 V, TA = 25°C.  
TIMING REQUIREMENTS  
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)  
VCC = 2.5 V  
± 0.2 V  
VCC = 3.3 V  
± 0.3 V  
VCC = 1.8 V  
VCC = 2.7 V  
UNIT  
MIN MAX  
MIN  
MAX  
150  
MIN  
MAX  
150  
MIN  
MAX  
(1)  
fclock  
tw  
Clock frequency  
Pulse duration  
150 MHz  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
LE high  
3.3  
3.3  
2.2  
1.9  
1.3  
0.6  
1.4  
3.3  
3.3  
2.1  
1.6  
1.1  
0.6  
1.7  
3.3  
3.3  
1.7  
1.5  
1
ns  
CLK high or low  
Data before CLK↑  
tsu  
Setup time  
Hold time  
CLK high  
CLK low  
ns  
ns  
Data before LE↓  
Data after CLK↑  
Data after LE↓  
0.7  
1.4  
th  
CLK high or low  
(1) This information was not available at the time of publication.  
5
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
SWITCHING CHARACTERISTICS  
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)  
VCC = 2.5 V  
± 0.2 V  
VCC = 3.3 V  
± 0.3 V  
VCC = 1.8 V  
VCC = 2.7 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
TYP  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
(1)  
fmax  
150  
1
150  
150  
1
MHz  
(1)  
(1)  
(1)  
(1)  
(1)  
A
4.2  
5
4.2  
4.9  
5.2  
5.6  
4.3  
3.6  
4.2  
4.5  
4.6  
3.9  
tpd  
LE  
Y
1.3  
1.4  
1.4  
1
1.3  
1.4  
1.1  
1.3  
ns  
CLK  
OE  
OE  
5.5  
5.5  
4.5  
ten  
Y
Y
ns  
ns  
tdis  
(1) This information was not available at the time of publication.  
SWITCHING CHARACTERISTICS  
from 0°C to 85°C, CL = 0 pF  
VCC = 3.3 V  
± 0.15 V  
FROM  
TO  
(OUTPUT)  
PARAMETER  
(INPUT)  
UNIT  
MIN  
0.9  
MAX  
A
2
(1)  
tpd  
Y
ns  
CLK  
1.5  
2.9  
(1) Texas Instruments SPICE simulation data  
SWITCHING CHARACTERISTICS  
from 0°C to 65°C, CL = 50 pF  
VCC = 3.3 V  
± 0.15 V  
FROM  
TO  
(OUTPUT)  
PARAMETER  
(INPUT)  
UNIT  
MIN  
1
MAX  
4
A
tpd  
Y
ns  
CLK  
1.7  
4.5  
OPERATING CHARACTERISTICS  
TA = 25°C  
VCC = 1.8 V  
VCC = 2.5 V  
VCC = 3.3 V  
PARAMETER  
TEST CONDITIONS  
UNIT  
TYP  
TYP  
26  
TYP  
31  
(1)  
Outputs enabled  
Outputs disabled  
Cpd Power dissipation capacitance  
CL = 0, f = 10 MHz  
pF  
(1)  
12  
14  
(1) This information was not available at the time of publication.  
6
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
PARAMETER MEASUREMENT INFORMATION  
V
LOAD  
S1  
Open  
R
L
From Output  
Under Test  
TEST  
S1  
GND  
t
Open  
V
LOAD  
GND  
pd  
/t  
/t  
C
t
t
L
PLZ PZL  
R
L
(see Note A)  
PHZ PZH  
LOAD CIRCUIT  
INPUT  
V
CC  
V
M
V
LOAD  
C
L
R
L
V
V
I
t /t  
r f  
1.8 V  
V
V
2.7 V  
2.7 V  
V
/2  
/2  
2 × V  
2 × V  
6 V  
6 V  
1 k  
500 Ω  
500 Ω  
500 Ω  
0.15 V  
0.15 V  
0.3 V  
2 ns  
2 ns  
2.5 ns  
2.5 ns  
30 pF  
30 pF  
50 pF  
50 pF  
CC  
CC  
CC  
2.5 V ± 0.2 V  
2.7 V  
V
CC  
CC  
CC  
1.5 V  
1.5 V  
3.3 V ± 0.3 V  
0.3 V  
t
w
V
I
V
I
V
M
V
M
Input  
Timing  
Input  
V
M
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
t
su  
t
h
V
I
Output  
Control  
(low-level  
enabling)  
Data  
Input  
V
I
V
V
M
M
V
M
V
M
0 V  
0 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
t
t
PLZ  
PZL  
Output  
Waveform 1  
S1 at V  
LOAD  
(see Note B)  
V
V
/2  
LOAD  
V
I
V
M
Input  
V
M
V
M
V + V  
OL  
0 V  
OL  
t
t
PZH  
PHZ  
t
t
PHL  
PLH  
Output  
Waveform 2  
S1 at GND  
V
OH  
V
V
OH  
V
OH  
− V  
V
M
Output  
V
M
V
M
0 V  
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
NOTES: A. C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 .  
O
D. The outputs are measured one at a time, with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
dis  
.
PLZ  
PZL  
PLH  
PHZ  
are the same as t  
PZH  
en  
are the same as t .  
PHL pd  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
7
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
TYPICAL CHARACTERISTICS  
0
−0.05  
−0.1  
ALVC16835 Pullup  
x
PC100 Requirements  
+
−0.15  
−0.2  
−0.25  
0
0.5  
1
1.5  
2
2.5  
3
V
OH  
− Output Voltage − V  
Figure 2. IV Characteristics – Pullup  
0.25  
0.2  
ALVC16835 Pulldown  
x
+
PC100 Requirements  
0.15  
0.1  
0.05  
0
0
0.5  
1
1.5  
2
2.5  
3
3.5  
4
V
OL  
− Output Voltage − V  
Figure 3. IV Characteristics – Pulldown  
8
PACKAGE OPTION ADDENDUM  
www.ti.com  
27-Sep-2007  
PACKAGING INFORMATION  
Orderable Device  
74ALVC16835DGGRE4  
74ALVC16835DGGRG4  
74ALVC16835DGVRE4  
74ALVC16835DGVRG4  
74ALVC16835DLRG4  
SN74ALVC16835DGGR  
SN74ALVC16835DGVR  
SN74ALVC16835DL  
Status (1)  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
NRND  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
TSSOP  
DGG  
56  
56  
56  
56  
56  
56  
56  
56  
56  
56  
56  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TSSOP  
TVSOP  
TVSOP  
SSOP  
DGG  
DGV  
DGV  
DL  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TSSOP  
TVSOP  
SSOP  
DGG  
DGV  
DL  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
20 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74ALVC16835DLG4  
SN74ALVC16835DLR  
SN74ALVC16835GQLR  
SSOP  
DL  
20 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SSOP  
DL  
1000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
BGA MI  
CROSTA  
R JUNI  
OR  
GQL  
1000  
TBD  
SNPB  
Level-1-240C-UNLIM  
SN74ALVC16835ZQLR  
ACTIVE  
BGA MI  
CROSTA  
R JUNI  
OR  
ZQL  
56  
1000 Green (RoHS &  
no Sb/Br)  
SNAGCU  
Level-1-260C-UNLIM  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
27-Sep-2007  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
22-Sep-2007  
TAPE AND REEL BOX INFORMATION  
Device  
Package Pins  
Site  
Reel  
Reel  
A0 (mm)  
B0 (mm)  
K0 (mm)  
P1  
W
Pin1  
Diameter Width  
(mm) (mm) Quadrant  
(mm)  
330  
330  
330  
330  
330  
(mm)  
24  
SN74ALVC16835DGGR  
SN74ALVC16835DGVR  
SN74ALVC16835DLR  
SN74ALVC16835GQLR  
SN74ALVC16835ZQLR  
DGG  
DGV  
DL  
56  
56  
56  
56  
56  
SITE 41  
SITE 41  
SITE 41  
SITE 32  
SITE 32  
8.6  
6.8  
15.6  
10.1  
18.67  
7.3  
1.8  
1.6  
12  
12  
16  
8
24  
24  
32  
16  
16  
Q1  
Q1  
Q1  
Q1  
Q1  
24  
32  
11.35  
4.8  
3.1  
GQL  
ZQL  
16  
1.45  
1.45  
16  
4.8  
7.3  
8
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
22-Sep-2007  
Device  
Package  
Pins  
Site  
Length (mm) Width (mm) Height (mm)  
SN74ALVC16835DGGR  
SN74ALVC16835DGVR  
SN74ALVC16835DLR  
SN74ALVC16835GQLR  
SN74ALVC16835ZQLR  
DGG  
DGV  
DL  
56  
56  
56  
56  
56  
SITE 41  
SITE 41  
SITE 41  
SITE 32  
SITE 32  
346.0  
346.0  
346.0  
346.0  
346.0  
346.0  
346.0  
346.0  
346.0  
346.0  
0.0  
0.0  
0.0  
0.0  
0.0  
GQL  
ZQL  
Pack Materials-Page 2  
MECHANICAL DATA  
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000  
DGV (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
24 PINS SHOWN  
0,23  
0,13  
M
0,07  
0,40  
24  
13  
0,16 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
0°ā8°  
0,75  
1
12  
0,50  
A
Seating Plane  
0,08  
0,15  
0,05  
1,20 MAX  
PINS **  
14  
16  
20  
24  
38  
48  
56  
DIM  
A MAX  
A MIN  
3,70  
3,50  
3,70  
3,50  
5,10  
4,90  
5,10  
4,90  
7,90  
7,70  
9,80  
9,60  
11,40  
11,20  
4073251/E 08/00  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO001C – JANUARY 1995 – REVISED DECEMBER 2001  
DL (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0.025 (0,635)  
48  
0.0135 (0,343)  
0.008 (0,203)  
0.005 (0,13)  
M
25  
0.010 (0,25)  
0.005 (0,13)  
0.299 (7,59)  
0.291 (7,39)  
0.420 (10,67)  
0.395 (10,03)  
Gage Plane  
0.010 (0,25)  
0°ā8°  
1
24  
0.040 (1,02)  
0.020 (0,51)  
A
Seating Plane  
0.004 (0,10)  
0.008 (0,20) MIN  
PINS **  
0.110 (2,79) MAX  
28  
48  
0.630  
56  
DIM  
0.380  
(9,65)  
0.730  
A MAX  
A MIN  
(16,00) (18,54)  
0.370  
(9,40)  
0.620  
0.720  
(15,75) (18,29)  
4040048/E 12/01  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
D. Falls within JEDEC MO-118  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS003D – JANUARY 1995 – REVISED JANUARY 1998  
DGG (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0,27  
0,17  
M
0,08  
0,50  
48  
25  
6,20  
6,00  
8,30  
7,90  
0,15 NOM  
Gage Plane  
0,25  
1
24  
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
48  
56  
64  
DIM  
A MAX  
12,60  
12,40  
14,10  
13,90  
17,10  
16,90  
A MIN  
4040078/F 12/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,  
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.  
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s  
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this  
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily  
performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should  
provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask  
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services  
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such  
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under  
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is  
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an  
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties  
may be subject to additional restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service  
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business  
practice. TI is not responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would  
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement  
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications  
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related  
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any  
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its  
representatives against any damages arising out of the use of TI products in such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is  
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in  
connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products  
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any  
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Amplifiers  
Data Converters  
DSP  
Applications  
Audio  
amplifier.ti.com  
dataconverter.ti.com  
dsp.ti.com  
www.ti.com/audio  
Automotive  
Broadband  
Digital Control  
Military  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
interface.ti.com  
logic.ti.com  
Logic  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/lpw  
Telephony  
Low Power  
Wireless  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated  

相关型号:

SN74ALVC16835ZQLR

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
TI

SN74ALVC16835_07

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
TI

SN74ALVC16841DGGR

ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
TI

SN74ALVC16841DLR

ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
TI

SN74ALVC16843

16-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
TI

SN74ALVC16843DGG

ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56
TI

SN74ALVC16843DGGR

ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56
TI

SN74ALVC16843DLR

ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56
TI

SN74ALVC16901

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
TI

SN74ALVC16901DGGR

18-Bit Universal Bus Transceiver with Parity Generators/Checkers 64-TSSOP -40 to 85
TI

SN74ALVC16952DL

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
TI

SN74ALVC244

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
TI